Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - Linear, Low Drop Out (LDO) Regulators

Diodes Incorporated AP7343D-13FS4-7B

Name: AP7343D-13FS4-7B
Brand: Diodes Incorporated
SKU: AP7343D-13FS4-7B
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AP7343D-13FS4-7B

Manufacturer:: Diodes Incorporated

Category:: Voltage Regulators - Linear, Low Drop Out (LDO) Regulators

Package:: 4-XDFN Exposed Pad

Datasheet:: AP7343D-13FS4-7B.pdf

Description:: IC REG LINEAR 1.3V 300MA 4DFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,954

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AP7343D-13FS4-7B from Diodes Incorporated is a 300mA low-dropout linear regulator with fixed 1.3V output, ±1% accuracy, 75dB PSRR at 1kHz, 60µV_rms output noise (10Hz–100kHz), and 35µA quiescent current - designed for RF supply rails in compact portable electronics.

For engineers reviewing the AP7343D-13FS4-7B datasheet, AP7343D-13FS4-7B pinout, AP7343D-13FS4-7B application, or AP7343D-13FS4-7B equivalent, key selection criteria include dropout voltage under 300mA load (0.39V typ. at 1.3V_OUT), enable-controlled shutdown, thermal shutdown at +150°C, and compatibility with 1µF ceramic input/output capacitors.

Technical Context

The AP7343D-13FS4-7B integrates a CMOS-based error amplifier, precision voltage reference, current-limit circuit, and thermal shutdown protection. Its enable input (EN) provides active-high control with defined logic thresholds (V_IL ≤ 0.5V, V_IH ≥ 1.3V), and the built-in discharge FET actively pulls VOUT to GND during shutdown.

This variant uses the X2-DFN1010-4 (Type B) package with exposed pad (EP), delivering R_θJA = 237°C/W and R_θJC(bot) = 16.2°C/W. It operates across –40°C to +85°C ambient and supports input voltages from 1.7V to 5.25V while maintaining regulation down to 1.3V output.

Key Specifications

Parameter	Value and Actual Design Meaning
Output Voltage	Fixed 1.3V ±1% - ensures stable bias for low-voltage RF ICs without external feedback network.
Max Output Current	300mA continuous - sufficient for powering baseband processors or RF front-end modules in handheld devices.
PSRR @ 1kHz	75dB - suppresses switching noise from adjacent DC/DC converters feeding noisy power domains.
Output Noise	60µV_rms (10Hz–100kHz) - minimizes phase noise degradation in VCOs and LNAs.
Quiescent Current	35µA typical - extends battery life in always-on sensor or standby communication circuits.
Dropout Voltage	0.39V max at 300mA (1.3V_OUT) - enables operation from single-cell Li-ion (3.0V min) or dual-cell alkaline (2.4V min) sources.
Enable Threshold	V_IH ≥ 1.3V, V_IL ≤ 0.5V - compatible with 1.8V/3.3V GPIO without level-shifting.

Pinout & Package

X2-DFN1010-4 (Type B) package with exposed thermal pad (EP); 1.0mm × 1.0mm footprint, 0.4mm pitch, 0.5mm height - optimized for space-constrained mobile PCBs.

Pin/Terminal	Circuit Role	Design Meaning
PIN1 (VOUT)	Regulated Power Output	Delivers clean 1.3V supply; requires low-ESR ceramic capacitor (≥1µF) placed adjacent to pin for stability and transient response.
PIN2 (GND)	Analog/Digital Ground Reference	Primary return path for output current; must connect directly to solid ground plane to minimize noise coupling and voltage drop.
PIN3 (EN)	Active-High Enable Control	Drives regulator ON when ≥1.3V; pulls VOUT to GND via internal discharge FET when <0.5V - prevents floating outputs in sleep modes.
PIN4 (VIN)	Input Power Supply	Accepts 1.7V–5.25V; requires local 0.47µF ceramic decoupling capacitor placed within 2mm of pin to suppress high-frequency ripple.
EP (Exposed Pad)	Thermal Conductor / Optional GND Tie	Not electrically functional as GND; must be soldered to large copper area connected to system GND for optimal thermal dissipation (R_θJB = 85.7°C/W).

Key Features

Feature	Design Value
Low-noise LDO architecture	60µV_rms output noise enables direct powering of sensitive RF analog blocks without additional filtering.
Integrated auto-discharge	Internal NMOS FET discharges VOUT to GND within microseconds upon EN deactivation - eliminates hold-up voltage in multi-rail sequencing.
High PSRR at audio frequencies	75dB rejection at 1kHz allows co-location with noisy buck converters in shared power domains.
Ultra-low quiescent current	35µA I_Q supports >1-year battery life in IoT edge nodes operating in deep-sleep cycles.
Thermal shutdown with hysteresis	+150°C trip point with +20°C hysteresis prevents thermal cycling damage during sustained overload conditions.

Applications

RF Transceiver Power

Baseband Processor Core

Use Scenario: Powering 2.4GHz BLE/Wi-Fi transceivers requiring ultra-low noise and fast load transient response.

IC Role / Device Role / Timing Role: Primary LDO supplying VDD_RF rail; regulates output despite rapid current spikes during TX bursts.

Use Value: 60µV_rms noise and 75dB PSRR prevent EVM degradation; 300mA rating supports peak TX currents up to 250mA.

Use Scenario: Delivering stable 1.3V core voltage to ARM Cortex-M microcontrollers in portable medical sensors.

IC Role / Device Role / Timing Role: Low-quiescent LDO enabling sub-100µA sleep mode while maintaining regulated VDD_CORE during wake events.

Use Value: 35µA I_Q extends coin-cell battery life; ±1% accuracy ensures consistent CPU timing across temperature.

Camera Module Bias

Wireless Adapter Logic Rail

Use Scenario: Providing clean 1.3V supply to CMOS image sensor analog front-end and PLL circuits.

IC Role / Device Role / Timing Role: Dedicated LDO isolating sensor analog section from digital noise on shared PCB.

Use Value: 0.39V dropout enables use with partially discharged batteries; 10Hz–100kHz noise spec matches sensor bandwidth requirements.

Use Scenario: Regulating logic voltage for USB-to-WiFi bridge ICs in compact dongles and embedded gateways.

IC Role / Device Role / Timing Role: Enable-controlled LDO allowing host software to power-cycle adapter logic independently.

Use Value: Active discharge eliminates residual voltage that could cause USB enumeration failures during hot-plug cycles.

Equivalent & Alternatives

The following parts are listed as comparable options for similar LDO regulator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MCP1703T-1302E/MB	1.3V fixed, ±2% accuracy, 6µA I_Q, no enable or discharge, SOT-23-5 package	Lacks EN control and auto-discharge; lower I_Q but higher output tolerance reduces margin for tight-core-voltage systems	Prefer where minimal standby current dominates over sequencing control and noise performance.
Torex XC6210B132MR-G	1.3V fixed, ±1%, 25µA I_Q, enable input, no discharge, SOT-25 package	No discharge FET; larger SOT-25 footprint vs. X2-DFN1010-4; slightly lower PSRR (70dB @ 1kHz)	Select when board layout permits larger package and discharge functionality is not required for system-level sequencing.

Compared with MCP1703T-1302E/MB and XC6210B132MR-G, the AP7343D-13FS4-7B uniquely combines ±1% accuracy, integrated discharge, 75dB PSRR, and 1.0mm² footprint - making it optimal for space-constrained, noise-sensitive, multi-rail portable designs requiring precise power sequencing.

Availability

AP7343D-13FS4-7B is available at Aetrix Electronics and suitable for RF transceiver power, camera module bias, baseband processor core, and wireless adapter logic rail applications requiring stable component supply across production lifecycles.

Supply support for AP7343D-13FS4-7B includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Diodes Incorporated is a global semiconductor company specializing in discrete, analog, and mixed-signal solutions for power management, signal integrity, and connectivity applications.

The AP7343 series belongs to Diodes' high-PSRR, low-noise LDO product line - engineered specifically for battery-powered portable electronics where RF performance, battery longevity, and PCB area constraints drive design decisions.

FAQ

What is the minimum input voltage required for regulation at 1.3V output?

The AP7343D-13FS4-7B maintains regulation down to 1.7V input across its full operating temperature range (–40°C to +85°C). At 300mA load, the dropout voltage is ≤0.39V, meaning VIN must be ≥1.69V to sustain 1.3V output - verified per Electrical Characteristics table on page 4 of DS37952 Rev. 12-2.

Does the AP7343D-13FS4-7B require an external pull-up resistor on the EN pin?

No external pull-up is required. The EN pin has internal logic-level thresholds (V_IH ≥ 1.3V, V_IL ≤ 0.5V) and must not be left floating. If always enabled, tie EN directly to VIN; if controlled by a microcontroller GPIO, ensure drive strength meets leakage specs (<±1.0µA) and voltage levels fall within specified thresholds.

Can the AP7343D-13FS4-7B be used with ceramic output capacitors smaller than 1µF?

Yes - the device is stable with ≥0.47µF ceramic capacitors, but 1µF is recommended for optimal transient response and PSRR performance. The datasheet confirms stability with low-ESR ceramics and specifies ESR vs. output current limits in Figure 22 (page 12), confirming safe operation down to 0.01Ω ESR at 300mA.

How does the auto-discharge function operate during shutdown?

When EN is pulled low (<0.5V), the internal NMOS discharge FET activates, connecting VOUT to GND through a typical 30Ω on-resistance. This discharges output capacitance rapidly - measured turn-off waveforms (Figure 17, page 11) show VOUT falling to <100mV within ~200µs for 1µF C_OUT, preventing unintended device wake-up or latch-up in multi-rail systems.

AP7343D-13FS4-7B Specifications

Product attributes: Attribute value

Manufacturer:: Diodes Incorporated

Series:: -

Package/Case:: 4-XDFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Output Configuration:: Positive

Output Type:: Fixed

Number of Regulators:: 1

Voltage - Input (Max):: 5.25V

Voltage - Output (Min/Fixed):: 1.3V

Voltage - Output (Max):: -

Voltage Dropout (Max):: 0.58V @ 300mA

Current - Output:: 300mA

Current - Quiescent (Iq):: 60 µA

Current - Supply (Max):: -

PSRR:: 75dB (1kHz)

Control Features:: Enable

Protection Features:: Over Current

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: X2-DFN1010-4

AP7343D-13FS4-7B FAQ

1.How can I place an order for AP7343D-13FS4-7B through Aetrix?

Please submit a Request for Quotation (RFQ) for AP7343D-13FS4-7B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AP7343D-13FS4-7B reliable?

The price and inventory of AP7343D-13FS4-7B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AP7343D-13FS4-7B is usually 5 days.

3.What payment methods are accepted for AP7343D-13FS4-7B?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AP7343D-13FS4-7B transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AP7343D-13FS4-7B?

AP7343D-13FS4-7B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AP7343D-13FS4-7B order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AP7343D-13FS4-7B?

For technical support, including AP7343D-13FS4-7B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AP7343D-13FS4-7B requirements.

6.How does Aetrix verify that AP7343D-13FS4-7B is sourced from the original manufacturer or authorized distributors?

All AP7343D-13FS4-7B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AP7343D-13FS4-7B meets industry standards.

7.What is the process for return or replacement of AP7343D-13FS4-7B?

All AP7343D-13FS4-7B units undergo pre-shipment inspection (PSI). If there is an issue with AP7343D-13FS4-7B, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AP7343D-13FS4-7B part is unused and in its original packaging.

Return procedure for AP7343D-13FS4-7B:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…