Diodes Incorporated AP7344D-3028RH4-7
- Part No.:
- AP7344D-3028RH4-7
- Manufacturer:
- Diodes Incorporated
- Package:
- 8-XFDFN Exposed Pad
- Datasheet:
-
AP7344D-3028RH4-7.pdf
- Description:
- IC REG LIN 2.8V/3V X2DFN1612-8
- Quantity:
- Payment:

- Shipping:

Inventory:3,665
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AP7344D-3028RH4-7 from Diodes Incorporated is a dual-channel CMOS low-dropout regulator delivering fixed 3.0V and 2.8V outputs, each rated for 300mA continuous current, ±1% output voltage accuracy, 75dB PSRR at 1kHz, and 60µVrms output noise (10Hz–100kHz). It operates from 1.7V to 5.25V input and supports independent enable control per channel, making it suitable for powering RF sections and camera modules in space-constrained portable electronics.
For engineers reviewing the AP7344D-3028RH4-7 datasheet, AP7344D-3028RH4-7 pinout, AP7344D-3028RH4-7 application, or AP7344D-3028RH4-7 equivalent, key selection considerations include dual-rail sequencing capability, thermal performance in X2-DFN1612-8, dropout voltage under 300mA load (≤290mV at 3.0V output), and built-in discharge functionality for fast output discharge during shutdown.
Technical Context
The AP7344D-3028RH4-7 integrates two independent LDO regulators on a single CMOS die, each with dedicated error amplifier, voltage reference, current limit circuit, and enable input. Its architecture enables simultaneous regulation of asymmetric rails-3.0V for baseband logic and 2.8V for RF front-end bias-without cross-regulation coupling.
Each channel features active discharge via internal N-channel MOSFET (50Ω typical on-resistance) when disabled, ensuring rapid VOUT decay to prevent hold-up or unintended device wake-up. The design supports stable operation with 1.0µF ceramic output capacitors and maintains <±30ppm/°C output voltage temperature coefficient across –40°C to +85°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Channel 1: 3.0V fixed; Channel 2: 2.8V fixed - eliminates external feedback resistors and ensures rail-specific compliance for mixed-signal SoCs. |
| Output Current | 300mA per channel - sufficient to power dual-core application processors or multi-lane camera ISPs without derating at +85°C ambient. |
| PSRR | 75dB at 1kHz - suppresses switching noise from adjacent DC-DC converters feeding noisy system rails into sensitive analog/RF domains. |
| Output Noise | 60µVrms (10Hz–100kHz) - meets low-noise requirements for high-resolution ADCs, RF synthesizers, and image sensor analog front-ends. |
| Quiescent Current | 100µA typical with both channels enabled - enables always-on subsystems (e.g., touch controllers, RTC) in battery-powered devices. |
| Dropout Voltage | 290mV max at 300mA (3.0V output); 220mV max at 300mA (2.8V output) - allows operation from single-cell Li-ion (3.0V min) with margin for battery aging. |
| Enable Threshold | EN high ≥1.3V; EN low ≤0.5V - compatible with 1.8V/3.3V GPIOs without level-shifting, supporting flexible power sequencing. |
Pinout & Package
AP7344D-3028RH4-7 is housed in an 8-pin X2-DFN1612-8 package (1.6mm × 1.2mm, 0.4mm pitch) with exposed thermal pad. The compact footprint supports high-density PCB layouts in smartphones and wearables. Thermal pad must be connected to GND plane for optimal junction-to-board thermal resistance (θJB ≈ 45°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pins 1, 4) | Common ground reference | Dual GND pins reduce ground loop impedance and improve PSRR; thermal pad must be soldered to large copper area tied to system GND. |
| VOUT1 (Pin 2) | Channel 1 regulated output | Delivers fixed 3.0V; requires local 1.0µF ceramic capacitor placed within 2mm of pin for stability and transient response. |
| VOUT2 (Pin 3) | Channel 2 regulated output | Delivers fixed 2.8V; independent from VOUT1-enables staggered power-up or independent shutdown for subsystem isolation. |
| EN2 (Pin 5) | Channel 2 enable input | Active-high control; floating state prohibited-must be pulled to VIN or GND; enables RF section only when baseband is active. |
| VIN2 (Pin 6) | Channel 2 input supply | Accepts 1.7V–5.25V; may be shared with VIN1 or supplied separately for noise isolation between digital and RF domains. |
| VIN1 (Pin 7) | Channel 1 input supply | Accepts 1.7V–5.25V; decoupled with 0.47µF ceramic capacitor close to pin to suppress input ripple from upstream converters. |
| EN1 (Pin 8) | Channel 1 enable input | Active-high control; used for primary power domain sequencing-e.g., enabling baseband before RF to avoid lock-up conditions. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent LDOs | Two fully isolated regulators with separate VIN, VOUT, EN, and GND connections-eliminates need for discrete dual-LDO solutions and reduces BOM count by one IC. |
| Built-in output discharge | 50Ω internal N-MOSFET per channel discharges VOUT to GND within 100µs when EN is low-prevents residual voltage from interfering with reset timing or causing latch-up in downstream logic. |
| Low-noise, high-PSRR design | 60µVrms noise + 75dB PSRR at 1kHz enables direct powering of RF transceivers and high-speed SerDes without additional filtering stages. |
| Ultra-low quiescent current | 100µA total with both channels active-extends battery life in always-on sensors and BLE co-processors without sacrificing regulation precision. |
| Wide input voltage range | 1.7V–5.25V operation supports single-cell Li-ion (2.7–4.2V), USB-powered (4.75–5.25V), and hybrid supply architectures without external pre-regulation. |
Applications
| Smartphone Baseband Power | RF Front-End Biasing |
|---|---|
|
Use Scenario: Powers application processor core and memory I/O rails in LTE/5G smartphones where tight voltage tolerance and low noise are critical for signal integrity. IC Role / Device Role / Timing Role: Dual-rail LDO providing 3.0V for CPU I/O and 2.8V for RF transceiver analog supply-sequenced via EN1/EN2 to meet SoC power-up timing requirements. Use Value: ±1% output accuracy ensures compliance with JEDEC JESD8-12B I/O voltage specs; 75dB PSRR rejects noise from PMIC switching frequencies. |
Use Scenario: Supplies clean bias voltage to PA drivers and LNA stages in mmWave and sub-6GHz RF modules where supply ripple directly impacts EVM and ACLR. IC Role / Device Role / Timing Role: Dedicated 2.8V LDO channel isolates RF supply from noisy digital domains; EN2 allows dynamic RF power gating during sleep modes. Use Value: 60µVrms output noise prevents phase noise degradation in LO synthesis; low dropout enables operation down to 3.0V battery voltage. |
| Multi-Sensor Camera Module | Portable Media Decoder |
|
Use Scenario: Powers image sensor analog front-end (AFE), ISP core, and MIPI PHY in dual-camera smartphone configurations requiring independent voltage rails. IC Role / Device Role / Timing Role: VOUT1 (3.0V) powers ISP logic; VOUT2 (2.8V) powers sensor AFE-EN1/EN2 enable synchronized startup and independent fault recovery. Use Value: Independent short-circuit protection (60mA foldback) per channel prevents single-point failure from sensor overcurrent events. |
Use Scenario: Regulates voltage for audio DAC, video decoder ASIC, and display interface in portable media players where battery runtime and audio SNR are key metrics. IC Role / Device Role / Timing Role: Dual LDO replaces discrete regulators for codec (3.0V) and display driver (2.8V), reducing board area by >40% vs. SOIC-8 alternatives. Use Value: 100µA quiescent current extends playback time; 1.6mm × 1.2mm DFN package fits within tight bezel constraints of handheld form factors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AP7345D-3028RH4-7 | Successor part with improved PSRR (80dB @ 1kHz), lower dropout (250mV max at 300mA), and enhanced thermal performance (θJA = 180°C/W vs. 220°C/W). | Same pinout and footprint; supports identical use cases but with tighter regulation margin and longer battery life in thermally constrained designs. | Select AP7345D for new designs requiring extended lifetime qualification or higher reliability in automotive infotainment modules. |
| TPL7407LDR | Single-channel 300mA LDO with 3.0V fixed output; no second channel or 2.8V option; lacks built-in discharge; PSRR = 65dB @ 1kHz. | Requires two separate ICs to replicate dual-rail function, increasing PCB area and BOM cost; unsuitable for space-sensitive RF biasing. | Only consider if only one rail is needed and discharge is handled externally via discrete FETs. |
Compared with AP7344D-3028RH4-7, the AP7345D offers measurable improvements in PSRR and thermal resistance while maintaining full compatibility, whereas TPL7407LDR fails to provide dual-rail integration or discharge functionality-making it a partial functional substitute requiring significant redesign effort.
Availability
AP7344D-3028RH4-7 is available at Aetrix Electronics and suitable for smartphone baseband power, RF front-end biasing, multi-sensor camera modules, and portable media decoders requiring stable component supply with guaranteed long-term sourcing.
Supply support for AP7344D-3028RH4-7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Diodes Incorporated is a global semiconductor company specializing in discrete, analog, and mixed-signal ICs for power management, signal integrity, and connectivity applications.
The AP7344 series belongs to Diodes' high-performance LDO portfolio designed specifically for ultra-low-noise, high-PSRR power delivery in portable communications equipment-emphasizing small footprint, fast transient response, and robust enable-controlled sequencing.
FAQ
What is the maximum allowable input voltage for AP7344D-3028RH4-7?
The absolute maximum input voltage is 6.0V, but recommended operating range is 1.7V to 5.25V. Exceeding 5.25V risks permanent damage per Absolute Maximum Ratings. For USB-powered systems, use a 5.0V nominal input with ≤5.25V tolerance to ensure reliable operation without derating.
Does AP7344D-3028RH4-7 support independent shutdown of each channel?
Yes-EN1 controls Channel 1 (3.0V) and EN2 controls Channel 2 (2.8V) independently. Driving either EN pin low disables its respective regulator and activates the internal discharge FET, pulling the corresponding VOUT to GND within 100µs. Both channels can be enabled or disabled simultaneously or separately based on system power states.
Can AP7344D-3028RH4-7 operate with ceramic output capacitors smaller than 1.0µF?
No-Diodes specifies 1.0µF minimum ceramic output capacitance per channel for stability and transient response. Using <1.0µF risks oscillation or excessive overshoot during load steps. The ESR vs. Output Current graph confirms stable operation only above ~0.1Ω ESR for 300mA loads, which standard 1.0µF X5R/X7R ceramics meet.
Is AP7344D-3028RH4-7 qualified for automotive applications?
No-AP7344D-3028RH4-7 is not AEC-Q100 qualified. Diodes explicitly states that automotive-grade variants require specific change control, PPAP capability, and IATF 16949 manufacturing-none of which apply to this part. For automotive use, contact Diodes directly for qualified alternatives such as the AP7361x or AP7362x series.
AP7344D-3028RH4-7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Diodes Incorporated
- Series:
- -
- Package/Case:
- 8-XFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 2
- Voltage - Input (Max):
- 5.25V
- Voltage - Output (Min/Fixed):
- 2.8V, 3V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.3V @ 300mA, 0.29V @ 300mA
- Current - Output:
- 300mA, 300mA
- Current - Quiescent (Iq):
- 140 µA
- Current - Supply (Max):
- -
- PSRR:
- 75dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- X2-DFN1612-8
AP7344D-3028RH4-7 FAQ
1.How can I place an order for AP7344D-3028RH4-7 through Aetrix?
Please submit a Request for Quotation (RFQ) for AP7344D-3028RH4-7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AP7344D-3028RH4-7 reliable?
The price and inventory of AP7344D-3028RH4-7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AP7344D-3028RH4-7 is usually 5 days.
3.What payment methods are accepted for AP7344D-3028RH4-7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AP7344D-3028RH4-7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AP7344D-3028RH4-7?
AP7344D-3028RH4-7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AP7344D-3028RH4-7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AP7344D-3028RH4-7?
For technical support, including AP7344D-3028RH4-7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AP7344D-3028RH4-7 requirements.
6.How does Aetrix verify that AP7344D-3028RH4-7 is sourced from the original manufacturer or authorized distributors?
All AP7344D-3028RH4-7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AP7344D-3028RH4-7 meets industry standards.
7.What is the process for return or replacement of AP7344D-3028RH4-7?
All AP7344D-3028RH4-7 units undergo pre-shipment inspection (PSI). If there is an issue with AP7344D-3028RH4-7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AP7344D-3028RH4-7 part is unused and in its original packaging.
Return procedure for AP7344D-3028RH4-7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AP7344D-3028RH4-7 Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

