Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - Linear, Low Drop Out (LDO) Regulators

Diodes Incorporated AP7346D-1818FS6-7

Name: AP7346D-1818FS6-7
Brand: Diodes Incorporated
SKU: AP7346D-1818FS6-7
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AP7346D-1818FS6-7

Manufacturer:: Diodes Incorporated

Category:: Voltage Regulators - Linear, Low Drop Out (LDO) Regulators

Package:: 6-XFDFN Exposed Pad

Datasheet:: AP7346D-1818FS6-7.pdf

Description:: IC REG LIN 1.8V/1.8V X2DFN1212-6

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:9,407

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AP7346D-1818FS6-7 from Diodes Incorporated is a dual-channel, fixed-output 1.8V low-dropout linear regulator with independent enable control per channel, ±1% output voltage accuracy, 75dB PSRR at 1kHz, and 60µV_rms output noise (10Hz–100kHz). It delivers up to 130mA per channel from a 1.7V–5.25V input, targeting power-sensitive RF supply rails in compact portable devices.

For engineers reviewing the AP7346D-1818FS6-7 datasheet, AP7346D-1818FS6-7 pinout, AP7346D-1818FS6-7 application, or AP7346D-1818FS6-7 equivalent, key selection criteria include dual independent enable logic, thermal performance in X2-DFN1212-6, current-limit accuracy (157mA ±25mA), and discharge-enabled shutdown behavior for fast output settling.

Technical Context

The AP7346D-1818FS6-7 integrates two independent CMOS-based LDO regulators sharing a single VIN and GND, each with dedicated EN1/EN2 inputs, internal voltage reference, error amplifier, and fold-back current limiting. Its architecture supports simultaneous or staggered channel activation without cross-regulation.

Each channel features built-in auto-discharge via an internal 50Ω N-channel MOSFET when disabled, ensuring rapid VOUT decay (<100µs typical) to prevent back-powering or latch-up in multi-rail systems. The device operates across –40°C to +85°C with <±30ppm/°C output voltage drift.

Key Specifications

Parameter	Value and Actual Design Meaning
Output Voltage	Fixed 1.8V per channel - eliminates external feedback resistors and reduces BOM count in space-constrained designs.
Output Accuracy	±1% at +25°C, ±1.5% over –40°C to +85°C - ensures stable core/logic rail compliance for 1.8V I/O standards.
PSRR	75dB at 1kHz - suppresses switching noise from adjacent DC-DC converters feeding shared input rails.
Quiescent Current	35µA per active channel - extends battery life in always-on sensor or standby subsystems.
Dropout Voltage	0.30V max at 120mA (for VOUT = 1.8V) - enables operation from single-cell Li-ion (3.0V min) or 3.3V buck outputs with margin.
Current Limit	157mA ±25mA per channel - provides predictable short-circuit protection without requiring external current-sense circuitry.
Output Noise	60µV_rms (10Hz–100kHz) - meets low-noise requirements for RF transceivers and high-resolution ADC/DAC analog supplies.

Pinout & Package

AP7346D-1818FS6-7 is housed in a 1.2mm × 1.2mm X2-DFN1212-6 package with exposed thermal pad. The 6-pin layout supports ultra-dense PCB placement and requires minimal board area while enabling efficient thermal dissipation through GND-connected copper pour.

Pin/Terminal	Circuit Role	Design Meaning
1	VOUT1	Regulated 1.8V output for Channel 1 - must be decoupled with ≥0.47µF ceramic capacitor placed adjacent to pin.
2	VOUT2	Regulated 1.8V output for Channel 2 - electrically isolated from VOUT1; supports independent load transient response.
3	GND	Common ground reference for both regulators and thermal pad - requires low-impedance connection to PCB ground plane.
4	EN2	Active-high enable for Channel 2 - drives high (>1.3V) to activate; must not float; pulls low (<0.5V) to disable with auto-discharge.
5	VIN	Shared input supply (1.7V–5.25V) - requires ≥0.47µF ceramic decoupling capacitor placed within 2mm of pin.
6	EN1	Active-high enable for Channel 1 - identical logic to EN2; allows independent sequencing of dual 1.8V rails.

Key Features

Feature	Design Value
Dual independent enable inputs	EN1 and EN2 support asynchronous power-up/down sequencing - critical for FPGA I/O bank or multi-core SoC rail ordering.
Built-in output auto-discharge	50Ω internal N-MOSFET discharges VOUT to <100mV within 100µs after EN deactivation - prevents backfeed in hot-swap or power-gating scenarios.
Low-noise, high-PSRR regulation	60µV_rms noise + 75dB PSRR at 1kHz - sustains signal integrity for RF front-end biasing and precision analog circuits.
Wide input voltage range	1.7V–5.25V operation - accommodates single-cell Li-ion (2.7–4.2V), USB-powered (4.5–5.5V), and buck-derived 3.3V/2.5V rails.
High-accuracy current limit	157mA ±25mA per channel - enables deterministic fault response without external current-sense amplifiers or protection ICs.

Applications

Application 1

Application 2

Use Scenario: Dual 1.8V supply for baseband processor and RF transceiver in LTE/5G smartphone modules.

IC Role / Device Role / Timing Role: Independent LDO regulator providing clean, sequenced power to digital baseband core and sensitive RF synthesizer circuitry.

Use Value: Eliminates cross-talk between noisy digital and sensitive RF domains via separate regulation paths and 75dB PSRR suppression.

Use Scenario: Power management for dual-lane MIPI CSI-2 camera interface in automotive ADAS cameras.

IC Role / Device Role / Timing Role: Dual 1.8V rail generator for image sensor I/O and serializer IC, with independent enable for power gating during idle.

Use Value: Auto-discharge on EN deactivation ensures rapid rail collapse, preventing data corruption during camera sleep/wake transitions.

Application 3

Application 4

Use Scenario: Low-noise bias supply for high-speed ADCs and DACs in portable medical ultrasound probes.

IC Role / Device Role / Timing Role: Dual 1.8V analog supply source delivering ultra-low 60µV_rms noise to mixed-signal converter reference and core logic.

Use Value: Maintains ENOB >14 bits by suppressing broadband noise that would otherwise degrade SNR in sub-100mW portable systems.

Use Scenario: Power for dual-core Bluetooth LE + Zigbee combo SoC in smart home edge nodes.

IC Role / Device Role / Timing Role: Dual 1.8V regulator enabling independent sleep mode control of radio and application processor subsystems.

Use Value: 35µA quiescent current per active channel extends battery life beyond 1 year in coin-cell-powered IoT endpoints.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-LDO applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AP7345D-1818FS6-7	Successor part with identical pinout, same 1.8V/1.8V outputs, improved current limit tolerance (±15mA vs ±25mA), and enhanced thermal derating.	Recommended for new designs; supports higher ambient temperature operation (T_A up to +105°C) and tighter OCP consistency.	Select AP7345D-1818FS6-7 for production ramp or long-term design continuity; AP7346D-1818FS6-7 remains viable for legacy repair or existing BOMs.
TPL7407LDR	Single-channel 1.8V LDO (150mA), no dual output or independent enables; lacks auto-discharge; PSRR = 65dB @ 1kHz; noise = 80µV_rms.	Suitable only where dual-rail independence is unnecessary and system-level sequencing is handled externally.	Use only if redesign permits consolidation into single-rail architecture and can tolerate higher noise and reduced PSRR.

Compared with AP7345D-1818FS6-7, this part offers lower cost and legacy availability but sacrifices tighter current-limit tolerance and extended temperature rating; versus TPL7407LDR, it delivers true dual-rail autonomy and superior noise/PSRR performance at the cost of higher integration complexity.

Availability

AP7346D-1818FS6-7 is available at Aetrix Electronics and suitable for RF supply rails, dual-core SoC power domains, and portable imaging systems requiring stable component supply with full traceability and lifecycle support.

Supply support for AP7346D-1818FS6-7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Diodes Incorporated is a global manufacturer of discrete semiconductors and analog ICs, specializing in high-performance power management, signal integrity, and protection solutions for consumer, industrial, and automotive markets.

The AP7346 series belongs to Diodes' precision dual-LDO product line, engineered specifically for space-constrained portable electronics needing independent, low-noise, and fast-transient dual-rail regulation with integrated enable and discharge functionality.

FAQ

What is the maximum output current per channel for AP7346D-1818FS6-7?

The absolute maximum continuous output current per channel is 130mA under recommended operating conditions. The current-limit threshold is specified as 157mA ±25mA, meaning short-circuit protection activates between 132mA and 182mA. Sustained operation above 120mA requires careful thermal design due to power dissipation limits in the X2-DFN1212-6 package.

Does AP7346D-1818FS6-7 support independent power sequencing between its two channels?

Yes - EN1 and EN2 are fully independent active-high enable inputs. Driving EN1 high while holding EN2 low activates only Channel 1 (VOUT1), and vice versa. This allows precise control over power-up order, staggered wake-up, or selective shutdown of one rail without affecting the other, essential for FPGA I/O banks or multi-core processors.

Is the thermal pad on the X2-DFN1212-6 package required to be connected to GND?

No - the thermal pad is not electrically connected internally and must not be used as a GND electrode. Diodes recommends connecting it to a large copper pour tied to GND for optimal thermal dissipation, but it may also be left floating if thermal constraints permit. PCB layout must avoid using the pad as a functional ground node.

How does the auto-discharge function operate during shutdown?

When either EN1 or EN2 is pulled low, the corresponding channel's internal 50Ω N-channel MOSFET connects VOUT to GND, discharging the output capacitor rapidly. Typical discharge time to <100mV is under 100µs with a 1µF output cap. This prevents back-powering downstream circuitry and ensures clean power-state transitions in systems with multiple voltage domains.

AP7346D-1818FS6-7 Specifications

Product attributes: Attribute value

Manufacturer:: Diodes Incorporated

Series:: -

Package/Case:: 6-XFDFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Output Configuration:: Positive

Output Type:: Fixed

Number of Regulators:: 2

Voltage - Input (Max):: 5.25V

Voltage - Output (Min/Fixed):: 1.8V, 1.8V

Voltage - Output (Max):: -

Voltage Dropout (Max):: 0.39V @ 120mA, 0.39V @ 120mA

Current - Output:: 130mA, 130mA

Current - Quiescent (Iq):: 100 µA

Current - Supply (Max):: -

PSRR:: 75dB (1kHz)

Control Features:: Enable

Protection Features:: Over Current

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: X2-DFN1212-6

AP7346D-1818FS6-7 FAQ

1.How can I place an order for AP7346D-1818FS6-7 through Aetrix?

Please submit a Request for Quotation (RFQ) for AP7346D-1818FS6-7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AP7346D-1818FS6-7 reliable?

The price and inventory of AP7346D-1818FS6-7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AP7346D-1818FS6-7 is usually 5 days.

3.What payment methods are accepted for AP7346D-1818FS6-7?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AP7346D-1818FS6-7 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AP7346D-1818FS6-7?

AP7346D-1818FS6-7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AP7346D-1818FS6-7 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AP7346D-1818FS6-7?

For technical support, including AP7346D-1818FS6-7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AP7346D-1818FS6-7 requirements.

6.How does Aetrix verify that AP7346D-1818FS6-7 is sourced from the original manufacturer or authorized distributors?

All AP7346D-1818FS6-7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AP7346D-1818FS6-7 meets industry standards.

7.What is the process for return or replacement of AP7346D-1818FS6-7?

All AP7346D-1818FS6-7 units undergo pre-shipment inspection (PSI). If there is an issue with AP7346D-1818FS6-7, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AP7346D-1818FS6-7 part is unused and in its original packaging.

Return procedure for AP7346D-1818FS6-7:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…