My Inquiry
My Account
Allegro MicroSystems APEK8672EEG-T
- Part No.:
- APEK8672EEG-T
- Manufacturer:
- Allegro MicroSystems
- Package:
- Datasheet:
-
APEK8672EEG-T.pdf
- Description:
- EVAL BOARD FOR A8672
- Quantity:
- Payment:
- Shipping:
Inventory:4,440
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
APEK8672EEG-T from Allegro MicroSystems is a discontinued fixed-frequency synchronous buck regulator delivering up to 8 A, featuring valley current mode control, integrated 27 mΩ high-side and 12 mΩ low-side MOSFETs, adjustable 0.6 V output, and dual fault reporting (FAULT/POK) for server point-of-load applications.
For engineers reviewing the APEK8672EEG-T datasheet, APEK8672EEG-T pinout, APEK8672EEG-T application, or APEK8672EEG-T equivalent, key selection considerations include its 3–16 V input range, 500 ns minimum off-time, ±1% reference accuracy, thermal shutdown at 165°C, and QFN-28 EG package with exposed thermal pad.
Technical Context
The APEK8672EEG-T employs valley current mode control with voltage feedforward and frequency modulation during load transients, enabling ultra-fast response and stable operation down to 0.6 V output from 12 V input at >1 MHz. Its on-time is resistor-programmable via the TON pin, supporting 200–1000 kHz switching.
It integrates a 5 V LDO (VREG), programmable soft-start/hiccup shutdown, selectable FCCM/LPM operation via MODE pin, and precision valley current limiting (3–10 A) set by an external resistor on ILIM. Fault detection includes LX short-to-ground, overtemperature (>140°C), FB over/undervoltage, and VDD UVLO.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | Up to 8 A continuous - supports high-density server and telecom POL rails without external current sense. |
| Input Voltage Range | 3–16 V - compatible with 5 V, 12 V, and intermediate bus architectures in storage and networking systems. |
| Output Voltage | Adjustable down to 0.6 V - enables core voltage regulation for modern CPUs, FPGAs, and ASICs. |
| Switching Frequency | 200–1000 kHz - programmable via TON resistor; enables optimization of size vs. efficiency in space-constrained designs. |
| Reference Accuracy | ±1% over –20°C to 125°C - ensures tight output regulation across industrial temperature range without calibration. |
| Thermal Shutdown | 165°C with 15°C hysteresis - protects against sustained overload or poor PCB thermal design. |
| Package | 28-pin QFN (4 mm × 5 mm, 0.75 mm height) with exposed thermal pad - requires PCB vias to ground plane for RθJP = 2°C/W performance. |
Pinout & Package
The APEK8672EEG-T is housed in a lead-free 28-contact QFN package (suffix EG) with 0.4 mm pitch and exposed thermal pad (PAD) soldered to PCB ground for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AGND | Analog ground reference | Must connect to PGND at PAD; serves as FB divider ground for optimal voltage accuracy. |
| PGND (Pins 2–6) | Power ground return path | Low-impedance connection point for high di/dt switch node currents; ties directly to exposed PAD. |
| VIN (Pins 7–8) | Main power input | Drain of internal high-side MOSFET; requires local ceramic bypassing near pins to minimize input ripple and EMI. |
| VDD | Control circuit supply | Can be tied to VIN or driven separately; ensures gate drive strength and logic stability under low-VIN conditions. |
| TON | On-time programming input | Resistor between TON and VIN sets switching frequency; enables precise timing without external clock. |
| FAULT | Open-drain fault indicator | Asserts low on thermal shutdown (>140°C), LX short-to-GND, or timing resistor open-circuit - triggers system-level safety response. |
| POK | Open-drain power-good signal | Asserts high after 90 µs delay when FB is within ±5% of target - used for sequencing and downstream enable control. |
| MODE | Operating mode select | Pull to VREG for FCCM (fixed CCM); pull to GND for LPM (light-load discontinuous mode) - balances efficiency vs. noise. |
| ILIM | Valley current limit setpoint | Resistor to GND programs 3–10 A limit - avoids oversized inductors and enables robust short-circuit protection. |
| LX (Pins 16–22) | Switch node output | Connects to inductor and BOOT capacitor; carries full switching current - layout critical for EMI and efficiency. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated high/low-side FETs | 27 mΩ HS / 12 mΩ LS - eliminates external MOSFETs and drivers, reducing BOM count and layout complexity for 8 A POL. |
| Valley current mode control | Enables <50 ns minimum on-time - supports 12 V → 0.6 V conversion at >1 MHz without pulse-skipping artifacts. |
| Dual fault signaling | Separate FAULT (thermal/LX short) and POK (output regulation) pins - allows independent system-level handling of safety-critical vs. functional faults. |
| Programmable hiccup shutdown | Configurable via SS capacitor - limits junction temperature rise during sustained overload while enabling automatic recovery. |
| 5 V LDO (VREG) | Supplies internal bias and external circuitry - eliminates need for auxiliary 5 V rail in multi-rail systems. |
| Ultra-fast transient response | Enabled by voltage feedforward + frequency modulation - maintains regulation during >2 A/µs load steps common in CPU burst modes. |
Applications
| Server Core Voltage Regulation | Network Switch ASIC Supply |
|---|---|
Use Scenario: Regulating 0.8–1.2 V core voltage for high-performance x86 or ARM processors in 1U rack servers. IC Role / Device Role / Timing Role: Primary synchronous buck controller delivering up to 8 A with <100 µs transient recovery to maintain CPU stability during DVFS transitions. Use Value: Valley current mode control and 50 ns min on-time ensure stable 12 V → 1.0 V conversion at 500 kHz, minimizing output capacitance and board area. |
Use Scenario: Powering 1.8 V or 2.5 V I/O rails for multi-port Ethernet switches operating in thermally constrained chassis. IC Role / Device Role / Timing Role: Fixed-frequency buck regulator with POK sequencing for synchronized power-up of PHYs and MACs. Use Value: Programmable valley current limit (6–10 A) and thermal fault reporting enable reliable operation under bursty traffic loads without derating. |
| Enterprise Storage Controller Supply | Telecom Baseband Processor Rail |
Use Scenario: Generating 3.3 V or 5 V auxiliary rails for RAID controllers and NVMe SSD interface logic. IC Role / Device Role / Timing Role: High-efficiency POL converter with FCCM/LPM mode selection to balance standby power and active-load efficiency. Use Value: Integrated 5 V LDO (VREG) powers local level shifters and monitoring ICs, eliminating discrete regulators and improving system integration. |
Use Scenario: Delivering 1.2 V core supply to LTE/5G baseband processors with strict ripple and transient requirements. IC Role / Device Role / Timing Role: Synchronous buck with ultra-fast transient response and ±1% reference accuracy for RF-sensitive digital domains. Use Value: 200–1000 kHz frequency range allows EMI tuning to avoid critical bands; POK delay (90 µs) aligns with processor reset timing windows. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPQ8633BGLE-Z | Monolithic 10 A buck; 2.7–17 V input; 0.6–5.5 V output; 500 kHz–2 MHz; no dedicated FAULT pin - uses INT# for combined fault reporting. | Supports higher current and wider frequency range but lacks separate FAULT/POK outputs - requires firmware interpretation of shared interrupt. | Preferred for new designs needing >8 A or higher switching frequencies; not drop-in due to different pinout and fault signaling architecture. |
| TPS54821RHLR | 8 A buck with D-CAP2 control; 4.5–20 V input; 0.6–5.5 V output; 200–1200 kHz; integrated MOSFETs (13/7 mΩ); no valley current limit - uses cycle-by-cycle peak current limit. | Superior light-load efficiency in D-CAP2 mode but less precise current limiting - may require larger inductor for same short-circuit energy handling. | Suitable where fast transient response and small solution size are prioritized over programmable valley current threshold; requires revalidation of loop compensation. |
Compared with APEK8672EEG-T, MPQ8633BGLE-Z offers higher current and frequency flexibility but consolidates fault reporting, while TPS54821RHLR delivers better light-load efficiency using D-CAP2 but replaces valley current limiting with peak-based protection - both require PCB layout and firmware updates.
Availability
APEK8672EEG-T is available at Aetrix Electronics and suitable for server point-of-load supplies, network switch ASIC rails, and enterprise storage controller applications requiring stable component supply despite end-of-life status.
Supply support for APEK8672EEG-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Allegro MicroSystems is a U.S.-based semiconductor company specializing in high-performance power ICs, magnetic sensors, and motor driver solutions for automotive, industrial, and computing markets.
The APEK8672EEG-T belongs to Allegro's high-current synchronous buck regulator product line, designed specifically for demanding point-of-load applications in datacenter infrastructure where reliability, thermal robustness, and diagnostic capability are critical.
FAQ
What is the status of APEK8672EEG-T production?
APEK8672EEG-T is a discontinued product per Allegro's official lifecycle notice dated September 1, 2016. It is no longer in production, samples are unavailable, and new designs should use qualified alternatives. Aetrix Electronics maintains limited legacy stock for existing production continuity support.
Does APEK8672EEG-T support adjustable switching frequency?
Yes, APEK8672EEG-T supports adjustable switching frequency from 200 kHz to 1000 kHz via an external resistor connected between the TON pin and VIN. The on-time resistor value determines frequency for a given input-output voltage ratio, as detailed in Allegro's A8672-DS Rev. 4.
What is the purpose of the FAULT and POK pins on APEK8672EEG-T?
The FAULT pin on APEK8672EEG-T signals thermal shutdown (>140°C), LX short-to-ground, or timing resistor failure. The POK pin indicates output regulation status - it asserts high only after output reaches 95% of target and remains stable for 90 µs. They provide independent hardware-level fault isolation.
Can APEK8672EEG-T operate with input voltage below 4.5 V?
Yes - APEK8672EEG-T supports a 3–16 V power input range (VIN), but its control circuitry (VDD) requires 4.5–16 V. When VIN is below 4.5 V, VDD must be supplied externally to ensure proper gate drive and logic operation; this is explicitly supported in the datasheet's application guidance.
How is output voltage accuracy maintained across temperature for APEK8672EEG-T?
APEK8672EEG-T achieves ±1% output voltage accuracy over –20°C to 125°C junction temperature via a precision internal 0.6 V reference (VFB = 0.594–0.606 V) and low FB bias current (±50 nA typ), minimizing resistor-divider error and thermal drift effects in the feedback network.
APEK8672EEG-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Allegro MicroSystems
- Series:
- -
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Main Purpose:
- DC/DC, Step Down with LDO
- Outputs and Type:
- 2 Non-Isolated Outputs
- Voltage - Output:
- -
- Current - Output:
- -
- Voltage - Input:
- 8A
- Regulator Topology:
- 3V ~ 16V
- Frequency - Switching:
- Buck
- Contents:
- -
- Utilized IC / Part:
- Board(s)
- Power - Output:
- A8672
APEK8672EEG-T FAQ
1.How can I place an order for APEK8672EEG-T through Aetrix?
Please submit a Request for Quotation (RFQ) for APEK8672EEG-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for APEK8672EEG-T reliable?
The price and inventory of APEK8672EEG-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for APEK8672EEG-T is usually 5 days.
3.What payment methods are accepted for APEK8672EEG-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for APEK8672EEG-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for APEK8672EEG-T?
APEK8672EEG-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your APEK8672EEG-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for APEK8672EEG-T?
For technical support, including APEK8672EEG-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your APEK8672EEG-T requirements.
6.How does Aetrix verify that APEK8672EEG-T is sourced from the original manufacturer or authorized distributors?
All APEK8672EEG-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that APEK8672EEG-T meets industry standards.
7.What is the process for return or replacement of APEK8672EEG-T?
All APEK8672EEG-T units undergo pre-shipment inspection (PSI). If there is an issue with APEK8672EEG-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The APEK8672EEG-T part is unused and in its original packaging.
Return procedure for APEK8672EEG-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
APEK8672EEG-T Tags
-
DFR0571
DFRobot
-
DFR0379
DFRobot
-
DFR0205
DFRobot
-
1385
Adafruit Industries LLC
-
COM-15208
SparkFun Electronics
-
1944
Adafruit Industries LLC
-
2465
Adafruit Industries LLC
-
DC2468A
Analog Devices Inc.
-
DC2841A
Analog Devices Inc.
-
TPS552892EVM-111
Texas Instruments
-
TPS55289EVM-093
Texas Instruments
-
EPC9158
EPC
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
