Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Configuration PROMs for FPGAs

Microchip Technology AT17C010A-10JC

Name: AT17C010A-10JC
Brand: Microchip Technology
SKU: AT17C010A-10JC
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AT17C010A-10JC

Manufacturer:: Microchip Technology

Category:: Configuration PROMs for FPGAs

Package:: 20-LCC (J-Lead)

Datasheet:: AT17C010A-10JC.pdf

Description:: IC SERIAL CONFIG PROM 1M 20PLCC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,977

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AT17C010A-10JC from Atmel is a 1-Mbit serial EEPROM FPGA configuration memory designed to store and load bitstreams into Altera FLEX® devices. It operates at 5V ±5%, supports cascaded daisy-chain configuration, features programmable reset polarity, includes a system-friendly READY pin (in PLCC/TQFP), and delivers configuration data via internal oscillator-driven DCLK in master mode. Used in industrial FPGA-based control systems requiring reliable, in-system programmable nonvolatile configuration storage.

For engineers reviewing the AT17C010A-10JC datasheet, AT17C010A-10JC pinout, AT17C010A-10JC application, or AT17C010A-10JC equivalent, key selection criteria include 1-Mbit density, 5V operation, PLCC-20/TQFP-32 package options, cascading support via nCASC, and compatibility with Altera EPC1 replacement requirements.

Technical Context

The AT17C010A-10JC implements a dedicated serial configuration controller for Altera SRAM-based FPGAs, using an internal oscillator to generate DCLK in master mode or accepting external clocking in slave mode. Its address counter, tri-state DATA output, and nCASC handshaking logic enable seamless multi-device daisy-chaining without external logic.

It supports in-system programming via 2-wire interface when SER_EN is low, uses WP1 for partial memory write protection, and provides programmable OE reset polarity-configured by writing four EEPROM bytes. The READY pin (PLCC/TQFP only) signals power-on reset completion as an open-collector output.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Density	1 Mbit (131,072 × 8) - sufficient to configure Altera EPF10K and similar FLEX® devices.
Supply Voltage	5V ±5% - compatible with standard 5V industrial logic rails and Altera FPGA configuration voltage requirements.
Operating Temperature	-40°C to +85°C - qualified for industrial-grade embedded FPGA applications.
Max Clock Frequency	12.5 MHz (cascading), 15 MHz (slave mode) - defines maximum configuration speed in multi-device chains.
Standby Current	0.5 mA at 5V - enables low-power retention during FPGA idle states.
Interface Protocol	Serial 2-wire (SER_EN-controlled) - allows in-system reprogramming without removing the device.
Reset Polarity	Programmable (OE active High / RESET active Low) - matches Altera nCONFIG timing requirements when configured correctly.

Pinout & Package

AT17C010A-10JC is available in 20-lead PLCC (20J) and 32-lead TQFP (32A) packages. The PLCC variant includes the READY pin; the TQFP variant also supports READY, while the PDIP version does not. Pin functions are electrically identical across packages, with NC pins reserved for future use or package-specific routing.

Pin/Terminal	Circuit Role	Design Meaning
DATA	I/O bidirectional	Three-state configuration data output during FPGA loading; open-collector bidirectional pin during 2-wire programming.
DCLK	I/O clock	Rising-edge clock output (master mode) or input (slave mode); controls address counter increment and data timing.
OE	Input	Active-High output enable / active-Low reset; polarity programmable to match Altera FPGA nCONFIG behavior.
nCS	Input	Active-Low chip select; determines master/slave initialization state at power-up based on assertion timing.
nCASC	Output	Active-Low cascade signal; triggers next device in daisy chain after current device completes data transfer.
READY	Output	Open-collector reset status indicator; driven Low during power-on reset, tri-stated upon completion (requires 4.7 kΩ pull-up).
SER_EN	Input	Serial enable; must be High during FPGA configuration; Low enables 2-wire in-system programming mode.
WP1	Input	Write protect control; disables programming of protected memory regions during in-system updates.

Key Features

Feature	Design Value
Cascadable Configuration	Enables multi-device daisy chains via nCASC/nCS handshaking - eliminates need for external sequencers in high-density FPGA systems.
In-System Programmability	2-wire serial interface (enabled by SER_EN) allows field firmware updates without socket removal or UV erasure.
Programmable Reset Polarity	User-configurable OE behavior (active High/RESET active Low) ensures precise alignment with Altera FPGA nCONFIG timing and power-up sequencing.
Internal Oscillator	Generates DCLK autonomously in master mode - removes dependency on external clock sources and simplifies board-level timing design.
System-Friendly READY Pin	Open-collector reset status signal (PLCC/TQFP only) enables synchronous release of FPGA reset, improving power-up reliability.

Applications

Industrial PLC Configuration	FPGA-Based Motor Control
Use Scenario: Configuring Altera FLEX® FPGAs in programmable logic controllers deployed in factory automation environments with wide temperature swings and long service life requirements. IC Role / Device Role / Timing Role: Nonvolatile configuration memory that loads bitstream at power-up; acts as master clock source (DCLK) and coordinates multi-FPGA initialization via READY and nCASC. Use Value: Ensures deterministic, repeatable FPGA startup under industrial thermal stress; READY pin synchronizes FPGA release with stable VCC, reducing configuration failures.	Use Scenario: Storing and delivering real-time motor control algorithms to Altera EPF10K FPGAs in servo drive modules requiring field-upgradable logic. IC Role / Device Role / Timing Role: Cascaded configuration memory enabling dual-FPGA architectures - one for motion profiling, one for PWM generation - coordinated via nCASC handshaking. Use Value: Eliminates external microcontroller coordination overhead; 1-Mbit density supports complex control IP cores while maintaining single-chip configuration simplicity.
Test Equipment FPGA Boot	Avionics FPGA Initialization
Use Scenario: Power-on configuration of high-reliability Altera FPGAs in automated test equipment where bitstream integrity and startup repeatability are critical. IC Role / Device Role / Timing Role: Configuration EEPROM with write-protected boot sector (via WP1) and programmable reset polarity to match test system reset architecture. Use Value: Prevents accidental corruption of golden configuration images during field service; SER_EN-controlled programming enables secure firmware updates.	Use Scenario: Cold-start initialization of radiation-tolerant Altera FPGAs in avionics subsystems operating across -55°C to +125°C (military grade variants). IC Role / Device Role / Timing Role: Industrial/military-rated configuration memory providing robust power-on reset signaling (READY) and cascading capability for redundant FPGA pairs. Use Value: READY pin integration with aircraft power management systems ensures FPGA remains held in reset until avionics bus voltage stabilizes, meeting DO-254 startup compliance.

Industrial PLC Configuration

FPGA-Based Motor Control

Use Scenario: Configuring Altera FLEX® FPGAs in programmable logic controllers deployed in factory automation environments with wide temperature swings and long service life requirements.

IC Role / Device Role / Timing Role: Nonvolatile configuration memory that loads bitstream at power-up; acts as master clock source (DCLK) and coordinates multi-FPGA initialization via READY and nCASC.

Use Value: Ensures deterministic, repeatable FPGA startup under industrial thermal stress; READY pin synchronizes FPGA release with stable VCC, reducing configuration failures.

Use Scenario: Storing and delivering real-time motor control algorithms to Altera EPF10K FPGAs in servo drive modules requiring field-upgradable logic.

IC Role / Device Role / Timing Role: Cascaded configuration memory enabling dual-FPGA architectures - one for motion profiling, one for PWM generation - coordinated via nCASC handshaking.

Use Value: Eliminates external microcontroller coordination overhead; 1-Mbit density supports complex control IP cores while maintaining single-chip configuration simplicity.

Test Equipment FPGA Boot

Avionics FPGA Initialization

Use Scenario: Power-on configuration of high-reliability Altera FPGAs in automated test equipment where bitstream integrity and startup repeatability are critical.

IC Role / Device Role / Timing Role: Configuration EEPROM with write-protected boot sector (via WP1) and programmable reset polarity to match test system reset architecture.

Use Value: Prevents accidental corruption of golden configuration images during field service; SER_EN-controlled programming enables secure firmware updates.

Use Scenario: Cold-start initialization of radiation-tolerant Altera FPGAs in avionics subsystems operating across -55°C to +125°C (military grade variants).

IC Role / Device Role / Timing Role: Industrial/military-rated configuration memory providing robust power-on reset signaling (READY) and cascading capability for redundant FPGA pairs.

Use Value: READY pin integration with aircraft power management systems ensures FPGA remains held in reset until avionics bus voltage stabilizes, meeting DO-254 startup compliance.

Equivalent & Alternatives

The following parts are listed as comparable options for similar FPGA configuration memory applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AT17LV010A-10JC	3.3V ±10% supply; lower ICCA (5 mA) and ICCS (100 µA); slower AC timing (e.g., TOE = 50 ns vs. 30 ns).	Targets 3.3V FPGA systems; unsuitable for 5V-only boards without level translation.	Select when interfacing with 3.3V Altera FPGAs or where lower standby power is prioritized over speed.
Altera EPC1	Pin-compatible FPGA configuration device; proprietary interface; no SER_EN or WP1; fixed reset polarity; no READY pin.	Direct drop-in for Altera reference designs but lacks in-system programmability and system-level reset coordination features.	Choose only for legacy Altera-only designs requiring zero layout change; AT17C010A-10JC offers superior field update and system integration capability.

Compared with AT17LV010A-10JC and Altera EPC1, the AT17C010A-10JC provides higher-speed 5V operation, in-system reprogrammability, and system-level coordination features (READY, WP1, programmable reset) essential for industrial and upgradable FPGA platforms.

Availability

AT17C010A-10JC is available at Aetrix Electronics and suitable for industrial PLCs, FPGA-based motor drives, automated test equipment, and avionics subsystems requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.

Supply support for AT17C010A-10JC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Atmel Corporation (now part of Microchip Technology) is a semiconductor manufacturer specializing in microcontrollers, nonvolatile memory, and FPGA configuration solutions with deep expertise in programmable logic infrastructure.

The AT17A Series was designed specifically to simplify and harden FPGA configuration in industrial, automotive, and aerospace applications - emphasizing reliability, in-system update capability, and seamless Altera FLEX® integration.

FAQ

What is the primary function of the AT17C010A-10JC in an FPGA system?

The AT17C010A-10JC serves as a dedicated serial configuration EEPROM that stores and loads the bitstream into Altera FLEX® SRAM-based FPGAs at power-up. It autonomously generates the DCLK signal in master mode, sequences data delivery via the DATA pin, and supports daisy-chained configurations using nCASC. Its role is strictly nonvolatile configuration storage and timing-critical initialization - not general-purpose memory or logic execution. The AT17C010A-10JC ensures deterministic, repeatable FPGA startup without requiring an external controller.

Does the AT17C010A-10JC support in-system programming, and how is it enabled?

Yes, the AT17C010A-10JC supports in-system programming via a 2-wire serial interface. This mode is activated by driving the SER_EN pin Low while maintaining VCC within specification. During programming, the device accepts commands and data through the DATA and DCLK pins, with WP1 optionally protecting memory regions. Programming occurs at nominal VCC (5V); no external high-voltage supplies are needed, as internal charge pumps generate required programming voltages. The AT17C010A-10JC retains full functionality during normal FPGA configuration when SER_EN is held High.

Which packages include the READY pin for the AT17C010A-10JC?

The READY pin is available on the AT17C010A-10JC in both the 20-lead PLCC (20J) and 32-lead TQFP (32A) packages. It is explicitly omitted from the 8-lead PDIP variant. READY is an open-collector output driven Low during power-on reset and tri-stated upon completion, requiring an external 4.7 kΩ pull-up resistor for proper logic-level interpretation. This pin enables synchronization between FPGA reset release and system power stabilization - a key reliability feature in industrial and avionics applications where the AT17C010A-10JC is commonly deployed.

How does the AT17C010A-10JC handle cascaded configuration of multiple FPGAs?

The AT17C010A-10JC supports cascaded configuration using its nCASC output and nCS input. When the first device in the chain finishes transmitting its full 1-Mbit configuration stream, it drives nCASC Low, which activates the nCS input of the next AT17C010A-10JC (or compatible device) in the chain. That downstream device then begins streaming its data under the same DCLK generated by the master. This handshaking eliminates external sequencing logic and ensures atomic, glitch-free handoff between devices - a core requirement for multi-FPGA systems like high-channel motor drives or modular test platforms using the AT17C010A-10JC.

What is the significance of programmable reset polarity in the AT17C010A-10JC?

Programmable reset polarity allows users to configure the OE pin's functional behavior - either as active-High output enable or active-Low reset - by writing four specific EEPROM bytes during initial programming. For Altera FPGA applications, it must be set to active-High OE (i.e., RESET active Low) to align with the FPGA's nCONFIG pin timing and power-up sequencing requirements. This flexibility ensures the AT17C010A-10JC can interoperate with diverse FPGA families and system-level reset architectures without hardware modification - a critical differentiator versus fixed-polarity alternatives like the Altera EPC1.

AT17C010A-10JC Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 20-LCC (J-Lead)

Packaging:: Tube

Product Status:: Obsolete

Programmable:: Not Verified

Programmable Type:: Serial EEPROM

Memory Size:: 1Mb

Voltage - Supply:: 4.75V ~ 5.25V

Operating Temperature:: 0°C ~ 70°C

Mounting Type:: Surface Mount

Supplier Device Package:: 20-PLCC (9x9)

AT17C010A-10JC FAQ

1.How can I place an order for AT17C010A-10JC through Aetrix?

Please submit a Request for Quotation (RFQ) for AT17C010A-10JC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AT17C010A-10JC reliable?

The price and inventory of AT17C010A-10JC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT17C010A-10JC is usually 5 days.

3.What payment methods are accepted for AT17C010A-10JC?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT17C010A-10JC transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AT17C010A-10JC?

AT17C010A-10JC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AT17C010A-10JC order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AT17C010A-10JC?

For technical support, including AT17C010A-10JC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT17C010A-10JC requirements.

6.How does Aetrix verify that AT17C010A-10JC is sourced from the original manufacturer or authorized distributors?

All AT17C010A-10JC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT17C010A-10JC meets industry standards.

7.What is the process for return or replacement of AT17C010A-10JC?

All AT17C010A-10JC units undergo pre-shipment inspection (PSI). If there is an issue with AT17C010A-10JC, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AT17C010A-10JC part is unused and in its original packaging.

Return procedure for AT17C010A-10JC:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…