My Inquiry
My Account
Microchip Technology AT17C65-10JI
- Part No.:
- AT17C65-10JI
- Manufacturer:
- Microchip Technology
- Category:
- Configuration PROMs for FPGAs
- Package:
- 20-LCC (J-Lead)
- Datasheet:
-
AT17C65-10JI.pdf
- Description:
- IC SER CONFIG PROM 65K 20PLCC
- Quantity:
- Payment:
- Shipping:
Inventory:3,311
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT17C65-10JI from Microchip Technology (formerly Atmel) is a 65,536 × 1-bit serial EEPROM FPGA configuration memory with 5V ±10% industrial supply support, programmable reset polarity, and cascading capability via CEO output. It interfaces directly with SRAM-based FPGAs including Xilinx XC3000/XC4000, Altera FLEX®, and Atmel AT40K in Master Serial Mode for power-up configuration loading.
For engineers reviewing the AT17C65-10JI datasheet, AT17C65-10JI pinout, AT17C65-10JI application, or AT17C65-10JI equivalent, key selection criteria include industrial temperature range (-40°C to +85°C), PLCC-20 package compatibility, 12.5 MHz max clock frequency, write-protection via WP input, and standalone/cascade-end usage constraint per datasheet Section 4.
Technical Context
The AT17C65-10JI implements a serial-access configuration memory architecture optimized for FPGA bitstream loading in Master Serial Mode, where the FPGA's CCLK drives the device's CLK input and DATA output feeds the FPGA's DIN. Its internal address counter advances on each CLK edge and resets upon active RESET/OE assertion.
It supports two distinct interface modes: normal configuration mode (SER_EN = High) and 2-wire in-system programming mode (SER_EN = Low), with CE enabling data output only when paired with active RESET/OE. The CEO output enables daisy-chaining exclusively for higher-density AT17C128/256 devices; AT17C65-10JI may only serve as the final device in such chains.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 65,536 × 1-bit (64 Kbit) nonvolatile EEPROM storage for FPGA configuration bitstreams |
| Supply Voltage | 5V ±10% - supports industrial operation from -40°C to +85°C without level-shifting |
| Max Clock Frequency | 12.5 MHz - determines maximum configuration speed for compatible FPGAs |
| Standby Current | 150 µA at 5V - enables low-power retention during FPGA idle states |
| Reset Polarity | Programmable active-High or active-Low - eliminates need for external inverters in system reset paths |
| Write Protection | Hardware WP input - disables writes to lowest memory block when asserted High during programming mode |
| Interface Protocol | 2-wire serial bus (SER_EN-controlled) - allows in-system reprogramming without socket removal |
Pinout & Package
AT17C65-10JI is supplied in a 20-lead Plastic J-Leaded Chip Carrier (PLCC) package with 0.400" body width and JEDEC MS-018 AA standard footprint. Pin 1 is marked by corner notch; leads are J-bent for surface-mount soldering.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | DATA | Open-collector bidirectional I/O - drives FPGA DIN during configuration; used for serial data I/O during programming |
| 2 | CLK | Input - clocks internal address/bit counters; driven by FPGA CCLK signal |
| 3 | (WP) RESET/OE | Input - dual-function: active-Low reset of address counter (config mode) or write-protect enable (programming mode) |
| 4 | CE | Input - chip enable; must be Low with RESET/OE to activate DATA output; forces standby when High |
| 5 | GND | Ground reference - requires 0.2 µF decoupling capacitor to VCC per datasheet recommendation |
| 6 | CEO (A2) | Output - cascading enable signal; asserted Low after last bit read; not functional in AT17C65-10JI cascade role |
| 7 | SER_EN | Input - selects operational mode: High = configuration mode, Low = 2-wire programming mode |
| 8 | VCC | Power supply - accepts 5V ±10% for industrial-grade operation |
| 9–10, 12–13, 15–16, 18–19 | NC | No-connect - internally unconnected; must remain floating or tied to GND per design guidelines |
| 11, 14, 17, 20 | NC | No-connect - same as above; no internal bonding or circuit connection |
Key Features
| Feature | Design Value |
|---|---|
| In-system programmability | Enables field updates of FPGA configuration bitstreams via 2-wire bus without removing AT17C65-10JI from PCB |
| Programmable reset polarity | Eliminates external inverter requirement by allowing active-High or active-Low reset behavior to match FPGA reset logic |
| Cascadable CEO output | Supports daisy-chain expansion using AT17C128/256 devices; AT17C65-10JI serves only as chain terminator |
| Emulation of AT24CXXX EEPROMs | Allows reuse of existing AT24CXXX programming infrastructure and firmware drivers for configuration memory updates |
| Low-power standby mode | Reduces system power consumption to ≤150 µA when CE is High, critical for battery-backed or energy-sensitive designs |
Applications
| Industrial PLC Configuration | Xilinx XC4000 FPGA Boot |
|---|---|
Use Scenario: Reconfigurable logic modules in programmable logic controllers require reliable, field-upgradable bitstream storage across temperature extremes. IC Role / Device Role / Timing Role: AT17C65-10JI provides nonvolatile serial configuration memory that loads on power-up via Master Serial Mode, synchronized to FPGA CCLK. Use Value: Industrial temperature rating (-40°C to +85°C) and 150 µA standby current ensure stable operation in factory-floor environments with thermal cycling and limited cooling. | Use Scenario: Xilinx XC4000-series FPGAs boot from external serial PROM; configuration integrity must survive repeated power cycles and ESD events. IC Role / Device Role / Timing Role: AT17C65-10JI acts as dedicated configuration PROM, delivering bitstream bits on DATA line timed to CCLK edges with 12.5 MHz max rate. Use Value: 2000V ESD rating and open-collector DATA driver ensure robust signal integrity and noise immunity during bitstream transfer over PCB traces. |
| Altera FLEX® System Initialization | Atmel AT40K Embedded Control |
Use Scenario: Altera FLEX® devices in telecom line cards require deterministic, fast configuration at system startup with minimal BOM count. IC Role / Device Role / Timing Role: AT17C65-10JI supplies configuration data in Master Serial Mode, interfacing directly with FLEX® CON and CCLK pins without glue logic. Use Value: Pin-compatible PLCC-20 footprint allows drop-in replacement across AT17C/LV family; SER_EN control simplifies test-mode access during production. | Use Scenario: Atmel AT40K-based motor controllers use reprogrammable configuration memory to adapt logic for different motor profiles without hardware change. IC Role / Device Role / Timing Role: AT17C65-10JI stores multiple configuration variants; WP input prevents accidental overwrite during field firmware updates. Use Value: Programmable reset polarity aligns with AT40K's active-Low reset architecture, eliminating timing-critical external components in compact embedded layouts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar FPGA configuration memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT17LV65-10JI | 3.3V ±10% supply, 10 MHz max clock, 100 µA standby current - lower voltage, reduced speed, lower power | Required for 3.3V FPGA systems; incompatible with 5V-only designs due to absolute max VCC limit of 3.6V | Select AT17LV65-10JI only when target FPGA operates at 3.3V and system power budget mandates sub-100 µA standby. |
| AT17C128-10JI | 131,072 × 1-bit capacity, CEO output fully functional for cascading, 8 MHz max clock in cascade mode | Supports larger FPGAs or multi-FPGA daisy chains; AT17C65-10JI cannot cascade and lacks CEO-driven enable sequencing | Choose AT17C128-10JI when configuration size exceeds 64 Kbit or when cascading with additional AT17C/LV devices is required. |
Compared with AT17LV65-10JI, the AT17C65-10JI delivers higher clock tolerance (12.5 vs. 10 MHz) and 5V compatibility but consumes more standby current; versus AT17C128-10JI, it offers smaller footprint and lower cost for sub-128Kbit configurations but lacks cascading capability and has half the memory depth.
Availability
AT17C65-10JI is available at Aetrix Electronics and suitable for industrial automation, telecommunications infrastructure, embedded FPGA boot, and reconfigurable computing applications requiring stable component supply across extended temperature ranges.
Supply support for AT17C65-10JI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full product support, documentation, and manufacturing continuity for legacy Atmel FPGA configuration EEPROMs.
The AT17 Series was designed specifically for reliable, serial bitstream storage and loading in SRAM-based FPGA systems, emphasizing industrial temperature resilience, in-system programmability, and seamless integration with major FPGA vendors' Master Serial Mode protocols.
FAQ
What is the operating temperature range for the AT17C65-10JI?
The AT17C65-10JI is rated for industrial operation from -40°C to +85°C, as indicated by the "I" suffix in its ordering code. This range is validated per the Absolute Maximum Ratings and Operating Conditions tables in the official datasheet, and applies to both active and standby modes under 5V ±10% supply conditions.
Can the AT17C65-10JI be used in a cascaded configuration chain?
No - the AT17C65-10JI can only be used as a standalone device or at the end of a cascade chain. Datasheet Section 4 explicitly states "An AT17C/LV65 can only be used at the end of a cascade chain or as a standalone device," because its CEO output is not designed to drive the CE input of a subsequent AT17C65-10JI in sequence.
What does the "10" in AT17C65-10JI signify?
The "10" in AT17C65-10JI denotes the maximum access time grade: 100 ns propagation delay for key timing parameters including TOE, TCE, and TCAC under commercial conditions. This grade ensures compatibility with FPGA CCLK frequencies up to 12.5 MHz, as confirmed in the AC Characteristics table for AT17C65.
Is the AT17C65-10JI pin-compatible with other AT17 series devices in PLCC-20 package?
Yes - the AT17C65-10JI shares identical PLCC-20 pinout and footprint with AT17C128-10JI and AT17C256-10JI, as stated in the Features section: "PLCC Package is Pin-compatible Across Product Family." All share the same DATA, CLK, RESET/OE, CE, SER_EN, CEO, VCC, and GND assignments in the 20J package variant.
How is write protection implemented on the AT17C65-10JI?
Write protection on the AT17C65-10JI is controlled by the WP input during 2-wire programming mode (SER_EN = Low). When WP is High, the lowest memory block is locked against writes; when WP is Low, full memory is writable. This function is inactive during normal configuration mode (SER_EN = High), as specified in the Pin Description table.
AT17C65-10JI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 20-LCC (J-Lead)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Programmable Type:
- Serial EEPROM
- Memory Size:
- 64kb
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-PLCC (9x9)
AT17C65-10JI FAQ
1.How can I place an order for AT17C65-10JI through Aetrix?
Please submit a Request for Quotation (RFQ) for AT17C65-10JI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT17C65-10JI reliable?
The price and inventory of AT17C65-10JI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT17C65-10JI is usually 5 days.
3.What payment methods are accepted for AT17C65-10JI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT17C65-10JI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT17C65-10JI?
AT17C65-10JI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT17C65-10JI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT17C65-10JI?
For technical support, including AT17C65-10JI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT17C65-10JI requirements.
6.How does Aetrix verify that AT17C65-10JI is sourced from the original manufacturer or authorized distributors?
All AT17C65-10JI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT17C65-10JI meets industry standards.
7.What is the process for return or replacement of AT17C65-10JI?
All AT17C65-10JI units undergo pre-shipment inspection (PSI). If there is an issue with AT17C65-10JI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT17C65-10JI part is unused and in its original packaging.
Return procedure for AT17C65-10JI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT17C65-10JI Tags
-
AT17LV512A-10PU
Microchip Technology
-
EPCQ4ASI8N
Intel
-
AT17LV256-10PU
Microchip Technology
-
AT17LV256-10NU
Microchip Technology
-
EPCQ16ASI8N
Intel
-
AT17LV010-10PU
Microchip Technology
-
EPCQ32ASI8N
Intel
-
EPCQ64ASI16N
Intel
-
EPCQ128ASI16N
Intel
-
AT17LV512A-10JU
Microchip Technology
-
AT17LV512-10JU
Microchip Technology
-
AT17LV010-10JU
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
