Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Configuration PROMs for FPGAs

Microchip Technology AT17F040A-30JI

Name: AT17F040A-30JI
Brand: Microchip Technology
SKU: AT17F040A-30JI
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AT17F040A-30JI

Manufacturer:: Microchip Technology

Category:: Configuration PROMs for FPGAs

Package:: 20-LCC (J-Lead)

Datasheet:: AT17F040A-30JI.pdf

Description:: IC FLASH CONFIG 4M 20PLCC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,572

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AT17F040A-30JI from Atmel is a 4-Mbit in-system programmable serial configuration PROM designed to store FPGA bitstreams for SRAM-based FPGAs including Atmel AT40K/AT94K and Altera FLEX®, Cyclone, and Stratix devices. It operates at 3.3V ±10%, supports 5V-tolerant I/O, delivers up to 33 MHz serial download speed, and features cascading capability via nCASC for multi-device daisy-chain configurations.

For engineers reviewing the AT17F040A-30JI datasheet, AT17F040A-30JI pinout, AT17F040A-30JI application, or AT17F040A-30JI equivalent, key selection criteria include industrial temperature range (–40°C to +85°C), PLCC-20 or TQFP-32 package options, 2-wire ISP programming support, page-selectable memory partitioning, and compatibility with Master Serial FPGA configuration mode.

Technical Context

The AT17F040A-30JI implements a serial flash memory architecture optimized for FPGA configuration loading, using DCLK-driven address incrementing and tri-state DATA output synchronized to RESET/OE and nCS control signals. Its internal logic includes power-on reset detection, page-select decoding (PAGESEL0/PAGESEL1), and cascade-ready nCASC output that asserts low upon end-of-memory read to enable chaining.

It supports two operational modes: FPGA configuration mode (SER_EN = High) with DCLK as output and DATA as serial stream source, and 2-wire ISP programming mode (SER_EN = Low) where A2 serves as chip select and DCLK becomes input. Standby current is ≤3 mA when nCS is high and SER_EN is high.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Size	4,194,304 × 1-bit (4 Mbit); sufficient to hold full configuration bitstream for mid-range SRAM FPGAs like AT40K or Cyclone EP1C3.
Supply Voltage	3.3 V ±10% (2.97–3.63 V); compatible with standard 3.3V FPGA I/O domains and eliminates need for level-shifting circuitry.
Operating Temperature	–40°C to +85°C; qualified for industrial environments without derating or thermal management overhead.
Max Serial Clock	33 MHz during configuration download; enables sub-100 ms bitstream load time for typical 1–2 Mbit FPGA designs.
Write Endurance	5,000 write cycles; supports field reprogramming of FPGA configurations across multiple design iterations or firmware updates.
Standby Current	≤3 mA at 3.3 V; reduces system-level quiescent power in always-on or battery-backed FPGA systems.
Input Voltage Levels	VIH ≥ 2.0 V, VIL ≤ 0.8 V; ensures reliable interfacing with 3.3V CMOS and 5V-tolerant FPGA I/O pins.

Pinout & Package

AT17F040A-30JI is available in 20-lead PLCC (package code 20J) with J-leads, footprint-compatible with JEDEC MS-018 AA, and rated for industrial temperature operation. The PLCC package provides robust mechanical retention and thermal performance suitable for embedded industrial PCBs.

Pin	Circuit Role	Design Meaning
1	nCS	Chip select input (active low); enables address counter and DATA output during FPGA configuration; high disables outputs and enters standby mode.
2	DCLK	Configuration clock; output during FPGA config (SER_EN = H), input during ISP (SER_EN = L); drives FPGA DCLK input directly.
3	GND	Ground reference; requires 0.2 µF decoupling capacitor to VCC per datasheet recommendation.
4	PAGESEL0	Page select bit 0; used with PAGESEL1 and PAGE_EN to choose one of four 1-Mbit memory partitions for selective bitstream retrieval.
5	(A2) nCASC	Cascade select output (nCASC) / device select input (A2); functions as nCASC during config (SER_EN = H), as A2 during ISP (SER_EN = L).
6	PAGESEL1	Page select bit 1; pairs with PAGESEL0 to define 2-bit page address for 4-way memory segmentation.
7	RESET/OE	Reset (active low) and output enable (active high); resets address counter on falling edge; enables DATA driver when nCS is low and OE is high.
8	DATA	Bi-directional open-collector serial data line; outputs configuration bitstream to FPGA DIN; used for bidirectional ISP communication.
9	VCC	+3.3V supply input; must be decoupled to GND with 0.2 µF capacitor; tolerates ±10% variation.
10	READY	Open-collector reset status indicator; driven low during power-on reset, released (high-Z) when internal initialization completes.
11	SER_EN	Serial enable input; must be tied high (internal 20 kΩ pull-up) for FPGA config; pulled low to enter 2-wire ISP programming mode.
12	PAGE_EN	Page enable input; high enables 4-page memory partitioning; must remain low if single contiguous bitstream storage is used.
13	NC	No connect; not bonded internally; must be left unconnected or grounded per layout guidelines.
14	NC	No connect; not bonded internally; must be left unconnected or grounded per layout guidelines.
15	NC	No connect; not bonded internally; must be left unconnected or grounded per layout guidelines.
16	PAGE_EN	Page enable input; high enables 4-page memory partitioning; must remain low if single contiguous bitstream storage is used.
17	NC	No connect; not bonded internally; must be left unconnected or grounded per layout guidelines.
18	SER_EN	Serial enable input; must be tied high (internal 20 kΩ pull-up) for FPGA config; pulled low to enter 2-wire ISP programming mode.
19	NC	No connect; not bonded internally; must be left unconnected or grounded per layout guidelines.
20	VCC	+3.3V supply input; must be decoupled to GND with 0.2 µF capacitor; tolerates ±10% variation.

Key Features

Feature	Design Value
In-system programmability (ISP)	Enables field reprogramming via 2-wire serial bus without removing AT17F040A-30JI from PCB; eliminates need for socketed programming fixtures.
Cascadable nCASC output	Allows daisy-chaining multiple AT17F040A-30JI units to support larger FPGA bitstreams or multi-FPGA systems without external logic.
Page-selectable memory	Four independent 1-Mbit pages selectable via PAGESEL[1:0] and PAGE_EN; enables runtime switching between FPGA configurations (e.g., boot vs. update image).
5V-tolerant I/O pins	Permits direct interface with legacy 5V FPGA families or mixed-voltage boards without level translators, reducing BOM count and signal integrity risk.
Low-power standby mode	Draws ≤3 mA when nCS is high and SER_EN is high; supports energy-efficient FPGA systems requiring rapid wake-from-standby configuration reload.

Applications

Industrial PLC Configuration	FPGA-Based Motor Control
Use Scenario: Reconfigurable logic in programmable logic controllers requires secure, field-upgradable bitstreams for motion profile changes or safety parameter updates. IC Role / Device Role / Timing Role: AT17F040A-30JI stores and serially delivers verified FPGA configuration data on power-up or command, acting as trusted nonvolatile boot source. Use Value: Industrial temperature rating (–40°C to +85°C) and 5,000 write cycles ensure long-term reliability in factory-floor environments with frequent firmware revisions.	Use Scenario: Servo drive systems use SRAM FPGAs to implement real-time PWM generation and current-loop control algorithms. IC Role / Device Role / Timing Role: AT17F040A-30JI supplies deterministic, low-jitter configuration data to FPGA at 33 MHz, enabling sub-millisecond startup after power cycle. Use Value: Fast serial download speed and READY pin synchronization allow precise timing alignment between FPGA configuration completion and motor enable assertion.
Communications Baseband Processing	Reconfigurable Test Equipment
Use Scenario: Wireless infrastructure equipment uses FPGAs for protocol stack acceleration and channel coding, requiring multiple validated configurations per hardware platform. IC Role / Device Role / Timing Role: AT17F040A-30JI implements 4-page memory partitioning to store LTE, 5G NR, and legacy protocol bitstreams, selected dynamically via PAGESEL inputs. Use Value: Page-select capability eliminates need for external multiplexers or dual-PROM solutions, reducing board area and interconnect complexity.	Use Scenario: Automated test systems reconfigure FPGA I/O banks and digital pattern generators for different DUT interfaces (e.g., SPI, LVDS, JTAG). IC Role / Device Role / Timing Role: AT17F040A-30JI serves as field-programmable configuration memory, supporting rapid bitstream swaps during test sequence changes. Use Value: In-system programmability (ISP) via 2-wire interface allows over-the-air or USB-hosted reprogramming without hardware intervention or downtime.

Industrial PLC Configuration

FPGA-Based Motor Control

Use Scenario: Reconfigurable logic in programmable logic controllers requires secure, field-upgradable bitstreams for motion profile changes or safety parameter updates.

IC Role / Device Role / Timing Role: AT17F040A-30JI stores and serially delivers verified FPGA configuration data on power-up or command, acting as trusted nonvolatile boot source.

Use Value: Industrial temperature rating (–40°C to +85°C) and 5,000 write cycles ensure long-term reliability in factory-floor environments with frequent firmware revisions.

Use Scenario: Servo drive systems use SRAM FPGAs to implement real-time PWM generation and current-loop control algorithms.

IC Role / Device Role / Timing Role: AT17F040A-30JI supplies deterministic, low-jitter configuration data to FPGA at 33 MHz, enabling sub-millisecond startup after power cycle.

Use Value: Fast serial download speed and READY pin synchronization allow precise timing alignment between FPGA configuration completion and motor enable assertion.

Communications Baseband Processing

Reconfigurable Test Equipment

Use Scenario: Wireless infrastructure equipment uses FPGAs for protocol stack acceleration and channel coding, requiring multiple validated configurations per hardware platform.

IC Role / Device Role / Timing Role: AT17F040A-30JI implements 4-page memory partitioning to store LTE, 5G NR, and legacy protocol bitstreams, selected dynamically via PAGESEL inputs.

Use Value: Page-select capability eliminates need for external multiplexers or dual-PROM solutions, reducing board area and interconnect complexity.

Use Scenario: Automated test systems reconfigure FPGA I/O banks and digital pattern generators for different DUT interfaces (e.g., SPI, LVDS, JTAG).

IC Role / Device Role / Timing Role: AT17F040A-30JI serves as field-programmable configuration memory, supporting rapid bitstream swaps during test sequence changes.

Use Value: In-system programmability (ISP) via 2-wire interface allows over-the-air or USB-hosted reprogramming without hardware intervention or downtime.

Equivalent & Alternatives

The following parts are listed as comparable options for similar FPGA configuration memory applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Xilinx XC18V04	4-Mbit serial PROM; 3.3V-only I/O (not 5V-tolerant); no page-select feature; requires Xilinx-specific programming tools.	Limited to Xilinx FPGA ecosystems; lacks cascading nCASC and multi-page flexibility for heterogeneous or upgradeable designs.	Choose XC18V04 only for cost-sensitive Xilinx-only deployments where 5V tolerance and page selection are unnecessary.
Microchip (ex-Microsemi) MX25L4005	4-Mbit SPI flash; quad-SPI capable; no built-in FPGA configuration logic or READY pin; requires external controller or FPGA soft-core to manage boot sequence.	Not pin-compatible; demands FPGA-side firmware to parse and deliver bitstream, increasing validation effort and boot latency.	Prefer MX25L4005 only when leveraging existing SPI flash infrastructure and accepting added FPGA logic overhead for configuration management.

Compared with XC18V04 and MX25L4005, the AT17F040A-30JI delivers integrated FPGA boot logic, 5V-tolerant I/O for mixed-voltage boards, and hardware page selection-reducing system-level design effort and improving field upgradeability without sacrificing industrial temperature compliance.

Availability

AT17F040A-30JI is available at Aetrix Electronics and suitable for industrial PLCs, FPGA-based motor drives, communications baseband modules, and reconfigurable test equipment requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for AT17F040A-30JI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Atmel Corporation (now part of Microchip Technology) is a semiconductor manufacturer specializing in microcontrollers, nonvolatile memory, and programmable logic solutions for industrial, automotive, and communications markets.

The AT17FxxxA series was designed specifically to simplify and harden FPGA configuration in mission-critical embedded systems, emphasizing in-system programmability, industrial temperature resilience, and seamless integration with major FPGA vendor architectures.

FAQ

What is the operating voltage range for the AT17F040A-30JI?

The AT17F040A-30JI operates from 2.97 V to 3.63 V (3.3 V ±10%). This range ensures compatibility with standard 3.3V FPGA I/O banks and eliminates the need for voltage translation circuitry. Operation outside this range may cause functional failure or permanent damage, as specified in the Absolute Maximum Ratings table.

Does the AT17F040A-30JI support daisy-chaining with other configuration PROMs?

Yes, the AT17F040A-30JI supports daisy-chaining via its nCASC output pin, which goes low when the internal address counter reaches its maximum value. In a cascade chain, nCASC of one AT17F040A-30JI connects to nCS of the next device, enabling automatic handoff of configuration data without external control logic.

Can the AT17F040A-30JI store multiple FPGA bitstreams?

Yes, the AT17F040A-30JI supports storing up to four independent bitstreams using its page-select feature. With PAGE_EN high and PAGESEL[1:0] set to 00, 01, 10, or 11, the 4-Mbit memory is divided into four 1-Mbit partitions, allowing runtime selection of different FPGA configurations without reprogramming.

What programming methods are supported by the AT17F040A-30JI?

The AT17F040A-30JI supports both in-system programming (ISP) via its 2-wire serial interface (using SER_EN, DCLK, and DATA) and offline programming using industry-standard programmers such as the Atmel ATDH2200E kit or third-party devices compatible with Atmel's programming specification.

Is the AT17F040A-30JI pin-compatible with other members of the AT17FxxxA family?

Yes, the AT17F040A-30JI shares identical pinouts and electrical characteristics with other AT17FxxxA variants in the same package (e.g., AT17F080A-30JI in PLCC-20), enabling drop-in replacement where memory density requirements change-provided PCB layout accommodates the same 20-lead PLCC footprint.

AT17F040A-30JI Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 20-LCC (J-Lead)

Packaging:: Tube

Product Status:: Obsolete

Programmable:: Not Verified

Programmable Type:: FLASH

Memory Size:: 4Mb

Voltage - Supply:: 2.97V ~ 3.63V

Operating Temperature:: -40°C ~ 85°C

Mounting Type:: Surface Mount

Supplier Device Package:: 20-PLCC (9x9)

AT17F040A-30JI FAQ

1.How can I place an order for AT17F040A-30JI through Aetrix?

Please submit a Request for Quotation (RFQ) for AT17F040A-30JI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AT17F040A-30JI reliable?

The price and inventory of AT17F040A-30JI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT17F040A-30JI is usually 5 days.

3.What payment methods are accepted for AT17F040A-30JI?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT17F040A-30JI transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AT17F040A-30JI?

AT17F040A-30JI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AT17F040A-30JI order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AT17F040A-30JI?

For technical support, including AT17F040A-30JI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT17F040A-30JI requirements.

6.How does Aetrix verify that AT17F040A-30JI is sourced from the original manufacturer or authorized distributors?

All AT17F040A-30JI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT17F040A-30JI meets industry standards.

7.What is the process for return or replacement of AT17F040A-30JI?

All AT17F040A-30JI units undergo pre-shipment inspection (PSI). If there is an issue with AT17F040A-30JI, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AT17F040A-30JI part is unused and in its original packaging.

Return procedure for AT17F040A-30JI:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…