My Inquiry
My Account
Microchip Technology AT17LV002-10BJI
- Part No.:
- AT17LV002-10BJI
- Manufacturer:
- Microchip Technology
- Category:
- Configuration PROMs for FPGAs
- Package:
- 44-LCC (J-Lead)
- Datasheet:
-
AT17LV002-10BJI.pdf
- Description:
- IC SRL CONFIG EEPROM 2M 44-PLCC
- Quantity:
- Payment:
- Shipping:
Inventory:1,282
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT17LV002-10BJI from Microchip Technology (formerly Atmel) is a 2-Mbit FPGA configuration EEPROM designed to store and serially load bitstream programs into SRAM-based FPGAs. It operates at 3.3 V ±10%, supports in-system programming via 2-wire bus, features programmable reset polarity, and includes a system-friendly READY pin for power-up sequencing. It is used in industrial-grade FPGA configuration systems requiring reliable nonvolatile storage and cascading capability.
For engineers reviewing the AT17LV002-10BJI datasheet, AT17LV002-10BJI pinout, AT17LV002-10BJI application, or AT17LV002-10BJI equivalent, this device serves as a drop-in replacement for legacy Xilinx XC17/ATT17 PROMs and supports master serial mode loading across Atmel, Xilinx, Altera, Lucent, and Actel FPGA families - with attention to CE/CEO daisy-chaining, RESET/OE polarity programming, and standby current <200 µA.
Technical Context
The AT17LV002-10BJI implements a serial EEPROM architecture optimized for FPGA configuration: it uses a synchronous serial interface driven by the FPGA's CCLK, with DATA output tri-stated under control of CE, RESET/OE, and CEO signals. Its internal address counter auto-resets on power-up and supports cascaded read-back via CEO-to-CE chaining.
It operates in two distinct modes: FPGA loading mode (SER_EN = High), where it functions as a simple serial memory with configurable reset polarity; and 2-wire ISP mode (SER_EN = Low), enabling in-system reprogramming without removing the device. The READY pin provides open-collector power-good indication, and WP1 enables partial memory write protection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory capacity | 2,097,152 × 1-bit (2 Mbit) - stores full configuration bitstream for mid-size SRAM FPGAs like Xilinx Spartan or Altera FLEX. |
| Supply voltage | 3.0 V to 3.6 V - compatible with 3.3 V industrial systems; not 5 V tolerant. |
| Operating temperature | –40°C to +85°C - qualified for industrial environments per ordering code suffix 'I'. |
| Max clock frequency | 15 MHz (commercial), 10 MHz (industrial) - defines maximum FPGA configuration speed in master serial mode. |
| Standby current | 200 µA - enables low-power hold state when CE is high, critical for power-sensitive embedded systems. |
| Package | 44-lead PLCC (44J) - 17.5 mm × 17.5 mm body, J-lead, JEDEC MS-018 compliant; pin-compatible across AT17 family variants. |
| Reset polarity | Programmable (RESET active Low or OE active High) - configured via 4 EEPROM bytes; default is RESET Low for compatibility with most FPGAs. |
Pinout & Package
AT17LV002-10BJI is housed in a 44-lead Plastic Leaded Chip Carrier (PLCC) package, designated 44J per Atmel documentation. This package conforms to JEDEC MS-018, Variation AC, with 1.27 mm lead pitch, 17.5 mm × 17.5 mm body, and 4.5 mm height. It is pin-compatible with other AT17 family members in 44-lead PLCC and TQFP packages.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43 | No-connect (NC) | Unused pins; must be left unconnected or tied to GND per design guidelines - no internal function or electrical loading. |
| 44 | VCC | +3.3 V power supply input; requires local 0.2 µF decoupling capacitor to GND. |
| 37 | GND | Ground reference; primary return path for all I/O and core logic. |
| 36 | DATA | Open-collector bidirectional data line - outputs configuration bits during FPGA loading; used for 2-wire ISP programming. |
| 35 | CLK | Clock input synchronized to FPGA CCLK - increments internal address/bit counter on rising edge. |
| 34 | RESET/OE | Combined active-Low reset / active-High output enable - resets address counter when Low; enables DATA driver when High (with CE Low). |
| 33 | CE | Chip Enable (active Low) - enables address counting and DATA output; forces standby mode (<200 µA) when High. |
| 32 | CEO (A2) | Chip Enable Output (active Low) - signals end-of-data; drives CE of next cascaded AT17 device in daisy chain. |
| 31 | SER_EN | Serial Enable - must be tied to VCC for FPGA loading; pulled Low to enter 2-wire ISP programming mode. |
| 30 | READY | Open-collector power-good indicator - driven Low during power-on reset, released (high-Z) when VCC stabilizes; requires external 4.7 kΩ pull-up. |
| 29 | WP1 | Write Protect input - disables programming of protected memory blocks when asserted; internally pulled down, so default is disabled. |
Key Features
| Feature | Design Value |
|---|---|
| In-system programmability | Enabled via 2-wire serial interface (SER_EN = Low), eliminating need for socketed programming and supporting field firmware updates. |
| Cascadable configuration | CEO output directly drives CE of next AT17 device, enabling seamless expansion beyond 2 Mbit using multiple EEPROMs in daisy chain. |
| System-friendly READY signal | Provides hardware-controlled power-up sequencing - FPGA can delay configuration until READY releases, ensuring stable VCC before bitstream load. |
| Programmable reset polarity | Four EEPROM bytes configure RESET/OE behavior to match FPGA INIT/PROGRAM pin logic - supports both active-Low RESET and active-High OE. |
| Low-power standby mode | Consumes only 200 µA when CE = High, reducing system-level quiescent power in powered-but-idle states. |
Applications
| Industrial FPGA Configuration | Xilinx Spartan/Virtex Boot Loading |
|---|---|
|
Use Scenario: Configuring SRAM-based FPGAs in factory automation controllers operating continuously at –40°C to +85°C. IC Role / Device Role / Timing Role: Nonvolatile configuration memory that loads bitstream automatically on power-up in Master Serial Mode. Use Value: Ensures deterministic boot behavior and eliminates external microcontroller dependency for FPGA initialization. |
Use Scenario: Replacing obsolete XC17V02 PROMs in legacy Xilinx Spartan-3 designs requiring long-term component availability. IC Role / Device Role / Timing Role: Pin-compatible, functionally equivalent configuration EEPROM supporting identical CCLK/DIN timing and CEO daisy-chain topology. Use Value: Enables drop-in migration without PCB redesign while maintaining 10 MHz industrial clock compliance and 200 µA standby draw. |
| Altera FLEX/APEX System Boot | Cascaded Multi-FPGA Systems |
|
Use Scenario: Powering up multi-board telecom line cards with Altera FLEX 10K FPGAs requiring verified configuration integrity. IC Role / Device Role / Timing Role: Primary configuration source with programmable RESET polarity aligned to FLEX INIT pin behavior. Use Value: Guarantees correct reset synchronization and eliminates configuration failures due to mismatched power-up timing. |
Use Scenario: Booting large-scale digital signal processing systems with four Virtex-II FPGAs sharing a single configuration chain. IC Role / Device Role / Timing Role: First-stage configurator whose CEO output triggers CE of second AT17LV002-10BJI in series. Use Value: Provides scalable, deterministic 8-Mbit total configuration storage using identical industrial-grade devices and shared SER_EN/CLK routing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar FPGA configuration memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT17LV002-10TQI | Same 2-Mbit capacity, 3.3 V operation, and industrial temp range, but in 44-lead TQFP (44A) package - 10 mm × 10 mm, 1.0 mm thickness, 0.8 mm lead pitch. | TQFP offers smaller footprint and better thermal performance (θJA = 62°C/W vs. 50°C/W for PLCC), but requires different PCB land pattern and reflow profile. | Select for space-constrained boards where thermal dissipation and automated assembly compatibility outweigh PLCC socketing advantages. |
| AT17LV010-10BJI | Higher density (10-Mbit), same 44-lead PLCC package, 3.3 V, industrial grade - shares identical pinout, timing, and interface logic with AT17LV002-10BJI. | Supports larger FPGAs (e.g., Virtex-II Pro) requiring >2 Mbit configuration; backward compatible in 2-Mbit designs if unused memory is ignored. | Select when future-proofing for FPGA upgrades or consolidating BOMs across multiple density requirements within same package family. |
Compared with AT17LV002-10TQI and AT17LV010-10BJI, the AT17LV002-10BJI delivers optimal cost and footprint balance for fixed 2-Mbit industrial FPGA configurations, retaining PLCC's mechanical robustness and socket compatibility while avoiding over-specification or package conversion overhead.
Availability
AT17LV002-10BJI is available at Aetrix Electronics and suitable for industrial FPGA configuration, telecom infrastructure boot loading, and aerospace ground support equipment requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for AT17LV002-10BJI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full support for the AT17 FPGA configuration EEPROM family, including datasheets, programming tools, and long-term manufacturing commitments.
The AT17LV series was designed specifically for reliable, low-power, in-system reprogrammable configuration of SRAM-based FPGAs in industrial and communications applications - emphasizing pin compatibility, cascade scalability, and robust power-up sequencing.
FAQ
What is the operating voltage range for AT17LV002-10BJI?
The AT17LV002-10BJI operates from 3.0 V to 3.6 V (3.3 V ±10%) across its full industrial temperature range (–40°C to +85°C). It is not rated for 5 V operation; applying 5 V may cause permanent damage. This voltage range ensures compatibility with modern 3.3 V FPGA I/O banks and reduces system-level power consumption compared to 5 V alternatives.
How does the READY pin function on AT17LV002-10BJI?
The READY pin on AT17LV002-10BJI is an open-collector output driven Low during power-on reset and released (high-impedance) once VCC reaches a stable level. It requires an external 4.7 kΩ pull-up resistor. In system design, FPGA configuration logic can monitor READY to delay CCLK assertion until power is fully established - preventing corrupted bitstream loading due to brown-out conditions.
Can AT17LV002-10BJI be used in a daisy-chain configuration?
Yes, AT17LV002-10BJI supports daisy-chain configuration via its CEO (Chip Enable Output) pin. When the device completes its data stream, CEO goes Low and enables the CE input of the next AT17LV002-10BJI (or compatible AT17 device) in the chain. This allows seamless expansion to higher total configuration memory without additional control logic or FPGA resources.
What is the purpose of the SER_EN pin on AT17LV002-10BJI?
The SER_EN pin on AT17LV002-10BJI selects operational mode: when held High (typically tied to VCC), it enables standard FPGA configuration mode; when pulled Low, it activates the 2-wire serial programming interface for in-system reprogramming. SER_EN must remain High during normal FPGA boot - incorrect SER_EN state will prevent configuration data output.
Is AT17LV002-10BJI pin-compatible with AT17C002-10BJI?
Yes, AT17LV002-10BJI is pin-compatible with AT17C002-10BJI in the same 44-lead PLCC package. Both share identical pin assignments, timing interfaces, and functional behavior - differing only in supply voltage (3.3 V vs. 5 V) and associated DC/AC characteristics. This enables direct substitution in existing layouts where voltage rails and timing margins permit.
AT17LV002-10BJI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 44-LCC (J-Lead)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Programmable Type:
- Serial EEPROM
- Memory Size:
- 2Mb
- Voltage - Supply:
- 3V ~ 3.6V, 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 44-PLCC (16.6x16.6)
AT17LV002-10BJI FAQ
1.How can I place an order for AT17LV002-10BJI through Aetrix?
Please submit a Request for Quotation (RFQ) for AT17LV002-10BJI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT17LV002-10BJI reliable?
The price and inventory of AT17LV002-10BJI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT17LV002-10BJI is usually 5 days.
3.What payment methods are accepted for AT17LV002-10BJI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT17LV002-10BJI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT17LV002-10BJI?
AT17LV002-10BJI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT17LV002-10BJI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT17LV002-10BJI?
For technical support, including AT17LV002-10BJI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT17LV002-10BJI requirements.
6.How does Aetrix verify that AT17LV002-10BJI is sourced from the original manufacturer or authorized distributors?
All AT17LV002-10BJI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT17LV002-10BJI meets industry standards.
7.What is the process for return or replacement of AT17LV002-10BJI?
All AT17LV002-10BJI units undergo pre-shipment inspection (PSI). If there is an issue with AT17LV002-10BJI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT17LV002-10BJI part is unused and in its original packaging.
Return procedure for AT17LV002-10BJI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT17LV002-10BJI Tags
-
AT17LV512A-10PU
Microchip Technology
-
EPCQ4ASI8N
Intel
-
AT17LV256-10PU
Microchip Technology
-
AT17LV256-10NU
Microchip Technology
-
EPCQ16ASI8N
Intel
-
AT17LV010-10PU
Microchip Technology
-
EPCQ32ASI8N
Intel
-
EPCQ64ASI16N
Intel
-
EPCQ128ASI16N
Intel
-
AT17LV512A-10JU
Microchip Technology
-
AT17LV512-10JU
Microchip Technology
-
AT17LV010-10JU
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
