Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Configuration PROMs for FPGAs

Microchip Technology AT17LV002-10SI

Name: AT17LV002-10SI
Brand: Microchip Technology
SKU: AT17LV002-10SI
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AT17LV002-10SI

Manufacturer:: Microchip Technology

Category:: Configuration PROMs for FPGAs

Package:: 20-SOIC (0.295", 7.50mm Width)

Datasheet:: AT17LV002-10SI.pdf

Description:: IC EEPROM SRL CONFG 2M LV 20SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,530

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AT17LV002-10SI from Microchip Technology (formerly Atmel) is a 2-Mbit serial EEPROM FPGA configuration memory, supporting both 3.3V and 5.0V operation, with in-system programmability via two-wire bus, cascading capability using CEO output, and programmable reset polarity. It stores bitstream configuration for SRAM-based FPGAs including Xilinx XC4000/XC5200/Spartan, Altera FLEX/APEX, and Atmel AT40K/AT94K devices.

For engineers reviewing the AT17LV002-10SI datasheet, AT17LV002-10SI pinout, AT17LV002-10SI application, or AT17LV002-10SI equivalent, key selection criteria include industrial temperature range (−40°C to +85°C), 20-lead SOIC package compatibility, CEO-enabled daisy-chain support, 2-Mbit density, and low-power standby current of 150 µA (industrial, 3.3V).

Technical Context

The AT17LV002-10SI operates in Master Serial mode, where the FPGA's CCLK drives the EEPROM's CLK input and controls sequential readout of configuration data. Its SER_EN pin enables two-wire ISP programming when low, while remaining tied to VCC during normal FPGA boot.

It features dual write-protection inputs (WP1 and WP2), programmable RESET/OE polarity, and a READY open-collector reset indicator. The CEO output asserts low upon completion of readout to enable automatic handoff to the next device in a cascaded chain - a function confirmed available on AT17LV002 and required for multi-FPGA or high-density configurations.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Size	2,097,152 × 1-bit (2 Mbit) - sufficient for mid-range SRAM FPGA bitstreams (e.g., Xilinx Spartan-II or Altera APEX EP20K200)
Supply Voltage	3.3V (±10%) or 5.0V (±10% industrial) - supports mixed-voltage system integration without level-shifting
Standby Current	150 µA (industrial, 3.3V) - enables low-power retention in always-on embedded control systems
Data Retention	90 years at 85°C - ensures long-term reliability in industrial environments without refresh
Write Endurance	100,000 cycles - supports field reconfiguration and firmware updates over product lifetime
Max Clock Frequency	15 MHz (3.3V, commercial); 10 MHz (3.3V, industrial) - matches typical FPGA CCLK timing budgets for fast configuration
Operating Temperature	−40°C to +85°C - qualified for industrial automation, motor control, and outdoor telecom equipment

Pinout & Package

AT17LV002-10SI is packaged in a 20-lead SOIC (20S2), 0.300" wide body, with 1.27 mm lead pitch and RoHS-compliant finish. Pinout conforms to Figure 2-6 and Table 4-1 for AT17LV512/010/002 devices.

Pin/Terminal	Circuit Role	Design Meaning
1	NC	No connect - unused; must be left floating or grounded per layout guidelines
2	DATA	Bi-directional open-collector I/O - delivers configuration bitstream to FPGA DIN; used for ISP programming
3	NC	No connect - unused; no internal connection
4	CLK	Input clock - synchronized to FPGA CCLK; increments address counter on rising edge
5	NC	No connect - unused; no internal connection
6	RESET/OE	Active-Low reset / Active-High output enable - resets address counter and tri-states DATA when high
7	NC	No connect - unused; no internal connection
8	CE	Chip enable (active low) - enables readout when low; forces standby mode when high
9	NC	No connect - unused; no internal connection
10	GND	Ground reference - requires 0.2 µF decoupling capacitor near VCC pin
11	CEO	Chip enable output (active low) - signals end-of-data to next EEPROM in cascade chain
12	NC	No connect - unused; no internal connection
13	CLK	Input clock - duplicate CLK pin for improved signal integrity in high-noise layouts
14	NC	No connect - unused; no internal connection
15	READY	Open-collector reset indicator - driven low during power-on reset; released after initialization
16	NC	No connect - unused; no internal connection
17	SER_EN	Serial enable - must be tied to VCC for FPGA boot; pulled low to enter two-wire ISP mode
18	NC	No connect - unused; no internal connection
19	VCC	Power supply - accepts 3.3V or 5V; decoupling capacitor mandatory between VCC and GND
20	NC	No connect - unused; no internal connection

Key Features

Feature	Design Value
In-system programmability (ISP)	Enables field updates of FPGA configuration without removing the device - reduces service downtime and enables remote reprogramming
Cascadable CEO output	Allows daisy-chaining multiple AT17LV002-10SI units to support larger FPGAs or multi-FPGA systems without external logic
Programmable reset polarity	Supports both active-low RESET and active-high OE modes - eliminates need for external inverters in legacy FPGA designs
Two write-protect pins (WP1/WP2)	Provides granular memory protection during ISP - prevents accidental overwrite of critical bootloader or calibration data blocks
READY open-collector indicator	Signals FPGA or microcontroller when EEPROM initialization completes - enables precise synchronization of configuration start

Applications

Industrial PLC Configuration	Xilinx Spartan-II Boot Memory
Use Scenario: Configuring SRAM-based FPGAs in programmable logic controllers deployed in factory-floor automation cabinets with ambient temperatures up to 85°C. IC Role / Device Role / Timing Role: Stores and serially delivers full FPGA bitstream on power-up; synchronized to FPGA CCLK with sub-10 ns timing margins. Use Value: Ensures deterministic, repeatable FPGA startup under harsh thermal conditions with 90-year data retention - eliminating periodic re-flashing maintenance.	Use Scenario: Providing configuration memory for Xilinx Spartan-II XC2S100/150 FPGAs in cost-sensitive industrial I/O modules. IC Role / Device Role / Timing Role: Acts as master serial configuration EEPROM, interfacing directly with FPGA DIN/CCLK/INIT pins without glue logic. Use Value: Reduces BOM count and PCB area versus parallel PROM solutions; supports in-field bitstream updates via ISP without JTAG hardware.
Altera APEX EP20K200 Cascaded Setup	Multi-FPGA Telecommunications Shelf
Use Scenario: Booting large Altera APEX EP20K200E FPGAs requiring >1.5 Mbit configuration data in telecom line cards. IC Role / Device Role / Timing Role: First device in daisy chain; uses CEO output to trigger second AT17LV002-10SI for extended memory capacity. Use Value: Enables scalable configuration architecture - single footprint supports 2 Mbit or 4+ Mbit via cascading, avoiding custom ASIC or flash controller design.	Use Scenario: Configuring three independent Xilinx Virtex-E FPGAs on a single backplane card in 3G base station equipment. IC Role / Device Role / Timing Role: Three AT17LV002-10SI units operate in parallel master serial mode, each dedicated to one FPGA with isolated CE/CLK lines. Use Value: Guarantees simultaneous, glitch-free FPGA startup across distributed subsystems - critical for deterministic packet processing latency.

Industrial PLC Configuration

Xilinx Spartan-II Boot Memory

Use Scenario: Configuring SRAM-based FPGAs in programmable logic controllers deployed in factory-floor automation cabinets with ambient temperatures up to 85°C.

IC Role / Device Role / Timing Role: Stores and serially delivers full FPGA bitstream on power-up; synchronized to FPGA CCLK with sub-10 ns timing margins.

Use Value: Ensures deterministic, repeatable FPGA startup under harsh thermal conditions with 90-year data retention - eliminating periodic re-flashing maintenance.

Use Scenario: Providing configuration memory for Xilinx Spartan-II XC2S100/150 FPGAs in cost-sensitive industrial I/O modules.

IC Role / Device Role / Timing Role: Acts as master serial configuration EEPROM, interfacing directly with FPGA DIN/CCLK/INIT pins without glue logic.

Use Value: Reduces BOM count and PCB area versus parallel PROM solutions; supports in-field bitstream updates via ISP without JTAG hardware.

Altera APEX EP20K200 Cascaded Setup

Multi-FPGA Telecommunications Shelf

Use Scenario: Booting large Altera APEX EP20K200E FPGAs requiring >1.5 Mbit configuration data in telecom line cards.

IC Role / Device Role / Timing Role: First device in daisy chain; uses CEO output to trigger second AT17LV002-10SI for extended memory capacity.

Use Value: Enables scalable configuration architecture - single footprint supports 2 Mbit or 4+ Mbit via cascading, avoiding custom ASIC or flash controller design.

Use Scenario: Configuring three independent Xilinx Virtex-E FPGAs on a single backplane card in 3G base station equipment.

IC Role / Device Role / Timing Role: Three AT17LV002-10SI units operate in parallel master serial mode, each dedicated to one FPGA with isolated CE/CLK lines.

Use Value: Guarantees simultaneous, glitch-free FPGA startup across distributed subsystems - critical for deterministic packet processing latency.

Equivalent & Alternatives

The following parts are listed as comparable options for similar FPGA configuration memory applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Xilinx XC18V02	2-Mbit serial PROM; supports only 3.3V operation; no CEO output; no ISP capability	Limited to single-device configurations; requires external programmer; not suitable for cascading or field updates	Select when cost is primary and configuration is static; avoid if daisy-chaining or in-field reprogramming is needed
Microchip AT17LV002-10TQI	Same 2-Mbit density and functionality but in 44-lead TQFP (10×10 mm); higher pin count; includes additional NC pins and READY	Better thermal dissipation and routing flexibility in space-constrained high-density boards; same industrial temp rating	Select when PCB layout requires finer pitch or improved thermal performance; pinout and logic are identical except for packaging

Compared with XC18V02 and AT17LV002-10TQI, the AT17LV002-10SI offers unique value in industrial SOIC form factor with built-in CEO cascading and two-wire ISP - enabling field-upgradable, multi-FPGA systems without redesigning power or signal integrity.

Availability

AT17LV002-10SI is available at Aetrix Electronics and suitable for industrial automation, telecommunications infrastructure, and embedded FPGA-based control systems requiring stable component supply across extended product lifecycles.

Supply support for AT17LV002-10SI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology acquired Atmel in 2016 and maintains full support for legacy Atmel FPGA configuration EEPROMs, including manufacturing, documentation, and technical assistance.

The AT17LV series was designed specifically for reliable, low-pin-count serial configuration of SRAM-based FPGAs in industrial and telecom environments - emphasizing robustness, cascading flexibility, and in-system programmability.

FAQ

What is the maximum clock frequency supported by the AT17LV002-10SI during FPGA configuration?

The AT17LV002-10SI supports up to 15 MHz at 3.3V in commercial temperature range and 10 MHz at 3.3V in industrial range (−40°C to +85°C). At 5V, it supports 15 MHz in both ranges. These values ensure compatibility with Xilinx Spartan and Altera APEX FPGA CCLK requirements without timing violations.

Does the AT17LV002-10SI support cascading with other AT17LV devices?

Yes, the AT17LV002-10SI supports cascading via its CEO (Chip Enable Output) pin, which goes low when its internal address counter reaches maximum. This signal can drive the CE input of the next AT17LV device in the chain - a feature confirmed for AT17LV002 and required for multi-FPGA or high-density configurations.

What is the purpose of the READY pin on the AT17LV002-10SI?

READY is an open-collector reset status indicator on the AT17LV002-10SI. It is driven low during power-on reset and released (tri-stated) once initialization completes. A 4.7 kΩ pull-up resistor is recommended. This allows the host FPGA or microcontroller to synchronize configuration start precisely after EEPROM readiness.

Can the AT17LV002-10SI be programmed in-circuit without removing it from the board?

Yes, the AT17LV002-10SI supports in-system programming (ISP) via its two-wire serial interface when SER_EN is pulled low. This enables field updates of FPGA configuration bitstreams without desoldering, using standard industry programmers or Atmel's ATDH2225 ISP Cable - a capability confirmed in the device's programming mode specification.

What write-protection features does the AT17LV002-10SI provide?

The AT17LV002-10SI provides two dedicated write-protect inputs: WP1 and WP2. Both are disabled by default (internal pull-down) and used only during ISP programming - not during FPGA loading. They allow selective protection of memory blocks, preventing accidental overwrite of critical configuration or calibration data during field updates.

AT17LV002-10SI Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 20-SOIC (0.295", 7.50mm Width)

Packaging:: Tube

Product Status:: Obsolete

Programmable:: Not Verified

Programmable Type:: Serial EEPROM

Memory Size:: 2Mb

Voltage - Supply:: 3V ~ 3.6V, 4.5V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C

Mounting Type:: Surface Mount

Supplier Device Package:: 20-SOIC

AT17LV002-10SI FAQ

1.How can I place an order for AT17LV002-10SI through Aetrix?

Please submit a Request for Quotation (RFQ) for AT17LV002-10SI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AT17LV002-10SI reliable?

The price and inventory of AT17LV002-10SI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT17LV002-10SI is usually 5 days.

3.What payment methods are accepted for AT17LV002-10SI?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT17LV002-10SI transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AT17LV002-10SI?

AT17LV002-10SI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AT17LV002-10SI order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AT17LV002-10SI?

For technical support, including AT17LV002-10SI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT17LV002-10SI requirements.

6.How does Aetrix verify that AT17LV002-10SI is sourced from the original manufacturer or authorized distributors?

All AT17LV002-10SI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT17LV002-10SI meets industry standards.

7.What is the process for return or replacement of AT17LV002-10SI?

All AT17LV002-10SI units undergo pre-shipment inspection (PSI). If there is an issue with AT17LV002-10SI, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AT17LV002-10SI part is unused and in its original packaging.

Return procedure for AT17LV002-10SI:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…