Microchip Technology AT17N002-10SC
- Part No.:
- AT17N002-10SC
- Manufacturer:
- Microchip Technology
- Category:
- Configuration PROMs for FPGAs
- Package:
- 20-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
AT17N002-10SC.pdf
- Description:
- IC FPGA 2M CONFIG MEM 20SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,053
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT17N002-10SC from Atmel is a 2-Mbit (2,097,152 × 1-bit) serial EEPROM FPGA configuration memory operating at 3.3V ±10%, designed for Master Serial mode loading of Xilinx Spartan-II, Spartan-IIE, and Spartan XL FPGAs. It features pin compatibility with XC17SXXXA/L PROMs, low-power standby mode (150 µA industrial), and 20-year data retention at 85°C.
For engineers reviewing the AT17N002-10SC datasheet, AT17N002-10SC pinout, AT17N002-10SC application, or AT17N002-10SC equivalent, this page delivers verified package mapping (20-lead SOIC), confirmed timing parameters (FMAX = 15 MHz commercial), endurance (10 write cycles), interface logic (RESET/OE dual-function), and real-world FPGA configuration use cases.
Technical Context
The AT17N002-10SC implements a serial-access configuration memory architecture optimized for direct interfacing with SRAM-based FPGAs in Master Serial mode. Its control signals-CE (active-low chip enable), RESET/OE (programmable active-low reset / active-high output enable), and CLK-synchronize bitstream delivery to FPGA DIN without external controllers.
It supports two operational modes: normal FPGA configuration (SER_EN tied to VCC) and Two-Wire Serial In-System Programming (SER_EN pulled low). The device uses internal charge pumps for programming, eliminating external high-voltage supplies, and enters sub-150 µA standby when CE is high.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 2,097,152 × 1-bit (2-Mbit) serial EEPROM storage for full FPGA bitstream |
| Supply Voltage | 3.0 V to 3.6 V - compatible with 3.3V FPGA I/O domains and industrial voltage tolerances |
| Max Clock Frequency | 15 MHz (commercial) - enables fast configuration startup time for Spartan-II/E/XL devices |
| Standby Current | 150 µA (industrial) - reduces system power during FPGA idle or reconfiguration hold states |
| Data Retention | 20 years at 85°C - ensures long-term reliability in embedded industrial control applications |
| Write Endurance | Minimum 10 write cycles - sufficient for factory programming and limited field updates |
| Operating Temperature | -40°C to +85°C (industrial grade) - validated for deployment in harsh environmental conditions |
Pinout & Package
AT17N002-10SC is packaged in a 20-lead SOIC (JEDEC 20S2, 0.300" wide body), with 16 functional pins and 4 NC/DC terminals. Pin assignments are fully defined per Atmel's 3020C–CNFG–08/07 datasheet.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | DATA | Three-state bidirectional serial I/O: drives FPGA DIN during configuration; open-collector for ISP programming |
| 2 | NC | No-connect - not bonded internally; must be left floating |
| 3 | CLK | Input clock synchronized to FPGA CCLK; increments internal address/bit counter on rising edge |
| 4 | NC | No-connect - not bonded internally; must be left floating |
| 5–7 | NC | No-connect - not bonded internally; must be left floating |
| 8 | RESET/OE | Dual-function input: active-low reset (resets address counter) and active-high output enable (enables DATA driver) |
| 9–12 | NC | No-connect - not bonded internally; must be left floating |
| 13 | CE | Active-low chip enable: disables counters and forces low-power standby when high |
| 14–16 | NC | No-connect - not bonded internally; must be left floating |
| 17 | GND | Ground reference for all digital and analog circuitry; requires 0.2 µF decoupling capacitor |
| 18 | DC | Die connect - internally connected to die but not functional; avoid external connection |
| 19 | VCC(SER_EN) | Serial enable input: must be tied to VCC for FPGA configuration; pulled low to enter Two-Wire ISP mode |
| 20 | VCC | Primary 3.3V supply - powers EEPROM core and I/O buffers; supports ±10% tolerance |
Key Features
| Feature | Design Value |
|---|---|
| Pin compatibility with Xilinx XC17SXXXA/L PROMs | Enables drop-in replacement in legacy Spartan-II/E/XL designs without PCB revision |
| Two-Wire Serial ISP capability | Allows in-system reprogramming via SER_EN control without removing the device from the board |
| Low-power standby mode | Reduces system quiescent current by >99% vs. active mode (150 µA vs. 5 mA ICCA) |
| Industrial temperature rating | Validated operation from -40°C to +85°C supports deployment in motor drives, PLCs, and outdoor telecom equipment |
| High-reliability EEPROM process | Guarantees 20-year data retention at 85°C - critical for unattended infrastructure systems |
Applications
| Industrial PLC Configuration | Spartan-II-Based Motor Drive Controller |
|---|---|
Use Scenario: Configuring Xilinx Spartan-II FPGAs used in programmable logic controllers for factory automation sequences. IC Role / Device Role / Timing Role: Serial configuration memory providing deterministic bitstream load at power-up in Master Serial mode. Use Value: Ensures repeatable FPGA initialization after brownouts, leveraging 20-year data retention and industrial temp rating. | Use Scenario: Storing motor control algorithms and I/O mapping in a compact, fanless motor drive enclosure. IC Role / Device Role / Timing Role: 2-Mbit serial EEPROM delivering full bitstream to Spartan-II FPGA within <100 ms startup window. Use Value: 15 MHz max clock frequency enables fast configuration, while 150 µA standby current minimizes thermal load. |
| Legacy Spartan XL Field Upgrade Path | Telecom Line Card Bitstream Storage |
Use Scenario: Replacing obsolete XC17S100A PROMs in deployed Spartan XL-based base station subsystems. IC Role / Device Role / Timing Role: Pin-compatible configuration memory enabling hardware-level backward compatibility. Use Value: Eliminates need for PCB redesign or FPGA firmware changes due to exact XC17SXXXA/L pinout match. | Use Scenario: Securely storing FPGA configuration for redundant line cards in carrier-grade telecom equipment. IC Role / Device Role / Timing Role: Nonvolatile serial memory with guaranteed 10 write cycles for field firmware updates. Use Value: Supports remote reconfiguration via ISP (SER_EN-controlled) without card removal or system downtime. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar FPGA configuration memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT17LV002-10SC | Lower 2.7–3.6 V supply range; improved 100K write endurance; same 2-Mbit density and 20-SOIC package | Preferred for new designs requiring extended write cycle life or wider voltage margin | Select AT17LV002-10SC if upgrading from AT17N002-10SC in production; identical pinout and timing |
| Xilinx XC17S200A | OTP PROM (one-time programmable); no ISP capability; 2-Mbit density; 20-pin SOIC package | Used where field reprogramming is unnecessary and cost-per-unit is prioritized over flexibility | Choose XC17S200A only for fixed-function deployments with zero field update requirements |
Compared with AT17N002-10SC, AT17LV002-10SC offers higher endurance and broader voltage support while maintaining full pin and function compatibility; XC17S200A provides lower cost but eliminates in-system reprogrammability and long-term bitstream update capability.
Availability
AT17N002-10SC is available at Aetrix Electronics and suitable for industrial PLCs, FPGA-based motor drives, telecom line cards, and legacy Spartan XL field upgrades requiring stable component supply across extended product lifecycles.
Supply support for AT17N002-10SC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation (now part of Microchip Technology) is a semiconductor manufacturer specializing in microcontrollers, nonvolatile memory, and FPGA configuration solutions.
The AT17N series was designed specifically as serial configuration EEPROMs for Xilinx Spartan-family FPGAs, emphasizing pin compatibility, industrial reliability, and seamless integration into Master Serial boot architectures.
FAQ
What is the primary function of the AT17N002-10SC in an FPGA system?
The AT17N002-10SC serves as a serial configuration memory that stores and delivers the bitstream to Xilinx Spartan-II, Spartan-IIE, and Spartan XL FPGAs during power-up or reset. It operates in Master Serial mode, using dedicated pins (CLK, DATA, CE, RESET/OE) to synchronize with the FPGA's CCLK and DIN signals. The AT17N002-10SC eliminates the need for external controllers by enabling autonomous FPGA configuration directly from nonvolatile memory.
Is the AT17N002-10SC pin-compatible with Xilinx XC17S200A PROMs?
Yes, the AT17N002-10SC is explicitly pin-compatible with Xilinx XC17SXXXA and XC17SXXXXL PROMs, including the XC17S200A. Both devices use the same 20-lead SOIC footprint and share identical pin functions (e.g., DATA, CLK, CE, RESET/OE, VCC, GND). This allows direct substitution in existing Spartan-II/E/XL designs without PCB modifications, as confirmed in Atmel's datasheet section "Pin Compatible with Xilinx® XC17SXXXA and XC17SXXXXL PROMs".
What is the maximum clock frequency supported by the AT17N002-10SC?
The AT17N002-10SC supports a maximum clock frequency of 15 MHz in commercial temperature range (0°C to +70°C) and 10 MHz in industrial range (-40°C to +85°C), as specified in the AC Characteristics table of the datasheet. This timing enables reliable bitstream delivery to Spartan-II/E/XL FPGAs during Master Serial configuration, with TCAC (CLK to Data Delay) of 55–60 ns ensuring setup/hold compliance at rated speeds.
Can the AT17N002-10SC be reprogrammed in-system?
Yes, the AT17N002-10SC supports Two-Wire Serial In-System Programming (ISP) by pulling the VCC(SER_EN) pin low. In this mode, the device accepts programming commands via the DATA and CLK pins without requiring external high-voltage supplies-the internal charge pump generates necessary programming voltages. This capability allows field updates of FPGA configuration bitstreams without device removal, as detailed in the "Programming Mode" section of the datasheet.
What is the data retention specification for the AT17N002-10SC?
The AT17N002-10SC guarantees 20 years of data retention at 85°C, as stated in the "High-reliability" feature list and confirmed in the DC Characteristics table. This specification applies under standard operating conditions with VCC = 3.3V ±10% and ensures long-term integrity of stored FPGA configuration data in thermally demanding environments such as industrial enclosures or telecom base stations.
AT17N002-10SC Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 20-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Programmable Type:
- Serial EEPROM
- Memory Size:
- 2Mb
- Voltage - Supply:
- 3V ~ 3.6V
- Operating Temperature:
- 0°C ~ 70°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-SOIC
AT17N002-10SC FAQ
1.How can I place an order for AT17N002-10SC through Aetrix?
Please submit a Request for Quotation (RFQ) for AT17N002-10SC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT17N002-10SC reliable?
The price and inventory of AT17N002-10SC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT17N002-10SC is usually 5 days.
3.What payment methods are accepted for AT17N002-10SC?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT17N002-10SC transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT17N002-10SC?
AT17N002-10SC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT17N002-10SC order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT17N002-10SC?
For technical support, including AT17N002-10SC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT17N002-10SC requirements.
6.How does Aetrix verify that AT17N002-10SC is sourced from the original manufacturer or authorized distributors?
All AT17N002-10SC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT17N002-10SC meets industry standards.
7.What is the process for return or replacement of AT17N002-10SC?
All AT17N002-10SC units undergo pre-shipment inspection (PSI). If there is an issue with AT17N002-10SC, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT17N002-10SC part is unused and in its original packaging.
Return procedure for AT17N002-10SC:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT17N002-10SC Tags

-
AT17LV512A-10PU
Microchip Technology

-
EPCQ4ASI8N
Intel

-
AT17LV256-10PU
Microchip Technology

-
AT17LV256-10NU
Microchip Technology

-
EPCQ16ASI8N
Intel

-
AT17LV010-10PU
Microchip Technology

-
EPCQ32ASI8N
Intel

-
EPCQ64ASI16N
Intel

-
EPCQ128ASI16N
Intel

-
AT17LV512A-10JU
Microchip Technology

-
AT17LV512-10JU
Microchip Technology

-
AT17LV010-10JU
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

