Microchip Technology AT17N002-10SI
- Part No.:
- AT17N002-10SI
- Manufacturer:
- Microchip Technology
- Category:
- Configuration PROMs for FPGAs
- Package:
- 20-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
AT17N002-10SI.pdf
- Description:
- IC FPGA 2M CONFIG MEM 20SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,403
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT17N002-10SI from Atmel is a 2-Mbit (2,097,152 × 1-bit) serial EEPROM FPGA configuration memory operating at 3.3V ±10%, designed for Master Serial mode loading of Xilinx Spartan-II, Spartan-IIE, and Spartan XL FPGAs. It features pin compatibility with XC17SXXXA/L PROMs, low-power standby mode (150 µA industrial), and 20-year data retention at 85°C.
For engineers reviewing the AT17N002-10SI datasheet, AT17N002-10SI pinout, AT17N002-10SI application, or AT17N002-10SI equivalent, this device serves as a drop-in replacement for legacy Xilinx-compatible configuration PROMs in industrial-grade FPGA boot systems requiring reliable nonvolatile storage, simple serial interface, and proven field reliability.
Technical Context
The AT17N002-10SI implements a serial-access EEPROM architecture optimized for FPGA configuration bitstream delivery. Its control logic directly interfaces with FPGA CCLK, DIN, and mode pins-no external controller required-and supports both standard Master Serial loading and Two-Wire ISP programming via SER_EN.
It uses a tri-state DATA output synchronized to CLK, with RESET/OE and CE jointly managing address counter enablement and output driver state. Standby current scales with density: 150 µA max at 3.3V/85°C, reflecting its CMOS EEPROM process and industrial thermal design.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 2,097,152 × 1-bit (2-Mbit) serial EEPROM |
| Supply Voltage | 3.3V ±10% - compatible with industrial SRAM-FPGA I/O rails |
| Operating Temperature | -40°C to +85°C - qualified for extended industrial environments |
| Standby Current | ≤150 µA at 3.3V/85°C - enables low-power system sleep states |
| Max Clock Frequency | 10 MHz (industrial) - sets upper limit for configuration speed in Master Serial mode |
| Data Retention | 20 years at 85°C - ensures long-term bitstream integrity without refresh |
| Write Endurance | ≥10,000 write cycles - sufficient for factory programming and limited field updates |
Pinout & Package
AT17N002-10SI is packaged in a 20-lead SOIC (JEDEC 20S2) with 0.300" body width, 1.27 mm lead pitch, and exposed die pad not connected. Pin 1 identifier is a beveled corner; package meets JEDEC MS-012, Variation AA.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DATA (Pin 1) | I/O bidirectional | Three-state serial data path: outputs configuration bits to FPGA DIN; accepts programming data in Two-Wire ISP mode |
| CLK (Pin 3) | Input | Synchronizes internal address/bit counter; driven by FPGA CCLK during configuration |
| RESET/OE (Pin 8) | Input | Active-low reset + active-high output enable; resets counter and tri-states DATA on high pulse |
| CE (Pin 10) | Input | Active-low chip enable; disables counters and forces standby mode when high |
| GND (Pin 11) | Power | Reference ground; requires 0.2 µF decoupling capacitor to VCC |
| DC (Pin 13) | No-connect (die-connected) | Internally tied to die substrate; must remain unconnected per datasheet |
| VCC(SER_EN) (Pin 18) | Input | Serial enable: held high for FPGA loading; pulled low to enter Two-Wire ISP programming mode |
| VCC (Pin 20) | Power | 3.3V supply input; powers EEPROM core and I/O buffers |
Key Features
| Feature | Design Value |
|---|---|
| Pin compatibility with Xilinx XC17SXXXA/L PROMs | Enables direct PCB replacement without layout changes in legacy Spartan-based designs |
| Master Serial mode support for Spartan-II/IIE/XL FPGAs | Eliminates need for external microcontroller or CPLD in FPGA boot sequence |
| Two-Wire Serial ISP programming | Allows in-system reprogramming via SER_EN control without removing device from board |
| Industrial temperature qualification (-40°C to +85°C) | Validated operation across full industrial thermal range with derated timing margins |
| Low-power standby mode (≤150 µA) | Reduces system power budget during FPGA configuration idle periods |
Applications
| Industrial PLC Configuration Storage | Spartan-II-Based Motor Control Board |
|---|---|
Use Scenario: Storing FPGA bitstream for real-time motion control logic in programmable logic controllers deployed in factory automation cabinets. IC Role / Device Role / Timing Role: Nonvolatile configuration memory providing deterministic boot-up of Spartan-II FPGA upon power cycle or watchdog reset. Use Value: Ensures zero-delay FPGA initialization after cold start, meeting <100 ms system readiness requirements under -40°C to +85°C ambient conditions. | Use Scenario: Booting custom motor drive firmware into Spartan-II FPGA on embedded servo drive boards used in CNC machines. IC Role / Device Role / Timing Role: Serial configuration EEPROM delivering bitstream via Master Serial interface synchronized to FPGA CCLK. Use Value: Guarantees bit-perfect configuration load at 10 MHz clock rate, eliminating CRC errors during startup in EMI-heavy industrial environments. |
| Legacy Test Equipment FPGA Reconfiguration | Automated Optical Inspection (AOI) System |
Use Scenario: Field-upgradable FPGA configuration in aging semiconductor test handlers originally designed with Xilinx XC17Sxxx PROMs. IC Role / Device Role / Timing Role: Drop-in replacement for obsolete XC17S010/020 PROMs, maintaining identical pinout and timing behavior. Use Value: Extends product lifecycle without redesign; leverages existing PCB footprint and FPGA firmware, reducing NRE cost. | Use Scenario: Loading image-processing algorithms into Spartan-IIE FPGA on AOI inspection platforms used in PCB assembly lines. IC Role / Device Role / Timing Role: High-reliability configuration memory ensuring consistent FPGA functionality across 20+ years of continuous operation. Use Value: Achieves 20-year data retention at 85°C cabinet temperature, preventing bit corruption-induced false defect detection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar FPGA configuration memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT17LV002-10SI | Lower standby current (100 µA vs. 150 µA); same 2-Mbit density, 20-lead SOIC, and industrial temp rating | Same Master Serial interface and Spartan-II/IIE/XL compatibility; optimized for newer low-power designs | Select AT17LV002-10SI if system-level standby power budget is constrained below 120 µA |
| Xilinx XC17S200A-PC44C | 5-V tolerant; 2-Mbit OTP PROM (not reprogrammable); 44-pin PLCC package | Requires PCB redesign due to different package and voltage; no ISP capability | Choose only for legacy 5-V systems where EEPROM reprogrammability is unnecessary |
Compared with AT17N002-10SI, AT17LV002-10SI offers tighter power efficiency while maintaining pin and functional equivalence, whereas XC17S200A-PC44C provides OTP security at the cost of reprogrammability and package incompatibility.
Availability
AT17N002-10SI is available at Aetrix Electronics and suitable for industrial PLCs, motor control systems, automated test equipment, and optical inspection platforms requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for AT17N002-10SI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation (now part of Microchip Technology) is a fabless semiconductor company specializing in nonvolatile memory, microcontrollers, and FPGA configuration solutions for industrial and embedded markets.
The AT17N series was designed specifically to replace Xilinx XC17S PROMs in Spartan-family FPGA configurations, delivering EEPROM reprogrammability, industrial temperature support, and seamless Master Serial integration without external logic.
FAQ
What is the primary function of the AT17N002-10SI in an FPGA-based system?
The AT17N002-10SI serves as a dedicated serial configuration EEPROM that stores and delivers the bitstream to initialize Xilinx Spartan-II, Spartan-IIE, and Spartan XL FPGAs in Master Serial mode. It eliminates the need for external controllers by synchronizing directly with the FPGA's CCLK signal and driving the DIN pin. The AT17N002-10SI ensures reliable, repeatable FPGA boot-up after power-on or reset, leveraging its 2-Mbit capacity and industrial-grade reliability.
Does the AT17N002-10SI support in-system programming (ISP)?
Yes, the AT17N002-10SI supports Two-Wire Serial ISP programming via the SER_EN pin. When SER_EN is pulled low, the device enters ISP mode and accepts programming commands over the DATA and CLK pins using standard I²C-like protocol. This allows field reprogramming without removing the AT17N002-10SI from the PCB, enabling firmware updates and configuration revisions in deployed systems.
What is the maximum clock frequency supported by the AT17N002-10SI in industrial temperature range?
The AT17N002-10SI supports a maximum clock frequency of 10 MHz across its full industrial operating range (-40°C to +85°C). This specification is guaranteed in the AC Characteristics table and defines the upper limit for configuration speed when interfacing with Spartan-II/IIE/XL FPGAs in Master Serial mode. Exceeding 10 MHz may result in timing violations and failed bitstream loading.
How does the AT17N002-10SI manage power consumption during inactive periods?
The AT17N002-10SI enters low-power standby mode when the CE pin is held high, drawing ≤150 µA at 3.3V and 85°C. This feature reduces system-level quiescent power without disabling the device-configuration remains intact and resumes instantly upon CE assertion. The AT17N002-10SI's standby current is density-scaled, making it suitable for thermally constrained industrial enclosures where heat dissipation is critical.
Is the AT17N002-10SI pin-compatible with older Xilinx PROMs?
Yes, the AT17N002-10SI is explicitly pin-compatible with Xilinx XC17SXXXA and XC17SXXXXL PROMs in its 20-lead SOIC package variant. This compatibility extends to signal mapping, timing behavior, and electrical characteristics, allowing direct replacement in existing Spartan-based designs without PCB modification. The AT17N002-10SI maintains identical pin functions-including RESET/OE, CE, CLK, and DATA-ensuring seamless integration.
AT17N002-10SI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 20-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Programmable Type:
- Serial EEPROM
- Memory Size:
- 2Mb
- Voltage - Supply:
- 3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-SOIC
AT17N002-10SI FAQ
1.How can I place an order for AT17N002-10SI through Aetrix?
Please submit a Request for Quotation (RFQ) for AT17N002-10SI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT17N002-10SI reliable?
The price and inventory of AT17N002-10SI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT17N002-10SI is usually 5 days.
3.What payment methods are accepted for AT17N002-10SI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT17N002-10SI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT17N002-10SI?
AT17N002-10SI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT17N002-10SI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT17N002-10SI?
For technical support, including AT17N002-10SI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT17N002-10SI requirements.
6.How does Aetrix verify that AT17N002-10SI is sourced from the original manufacturer or authorized distributors?
All AT17N002-10SI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT17N002-10SI meets industry standards.
7.What is the process for return or replacement of AT17N002-10SI?
All AT17N002-10SI units undergo pre-shipment inspection (PSI). If there is an issue with AT17N002-10SI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT17N002-10SI part is unused and in its original packaging.
Return procedure for AT17N002-10SI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT17N002-10SI Tags

-
AT17LV512A-10PU
Microchip Technology

-
EPCQ4ASI8N
Intel

-
AT17LV256-10PU
Microchip Technology

-
AT17LV256-10NU
Microchip Technology

-
EPCQ16ASI8N
Intel

-
AT17LV010-10PU
Microchip Technology

-
EPCQ32ASI8N
Intel

-
EPCQ64ASI16N
Intel

-
EPCQ128ASI16N
Intel

-
AT17LV512A-10JU
Microchip Technology

-
AT17LV512-10JU
Microchip Technology

-
AT17LV010-10JU
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

