Microchip Technology AT17N002-10TQC
- Part No.:
- AT17N002-10TQC
- Manufacturer:
- Microchip Technology
- Category:
- Configuration PROMs for FPGAs
- Package:
- 44-TQFP
- Datasheet:
-
AT17N002-10TQC.pdf
- Description:
- IC FPGA 2M CONFIG MEM 44TQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,858
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT17N002-10TQC from Atmel is a 2-Mbit (2,097,152 × 1-bit) serial EEPROM FPGA configuration memory operating at 3.3V ±10%, designed for Master Serial mode loading of Xilinx Spartan-II, Spartan-IIE, and Spartan XL FPGAs. It features low-power standby mode (200 µA industrial), 10 write cycles endurance, 20-year data retention at 85°C, and uses a simple serial interface with CLK, DATA, CE, and RESET/OE control signals.
For engineers reviewing the AT17N002-10TQC datasheet, AT17N002-10TQC pinout, AT17N002-10TQC application, or AT17N002-10TQC equivalent, this device serves as a drop-in replacement for Xilinx XC17SXXXA/L PROMs in legacy FPGA configuration systems requiring reliable nonvolatile storage, deterministic timing (55 ns CE-to-data delay), and industrial temperature support (–40°C to +85°C).
Technical Context
The AT17N002-10TQC implements a serial address counter and tri-state output buffer controlled directly by FPGA CCLK, CE, and RESET/OE signals-no external controller required. Its SER_EN pin enables two-wire ISP programming when pulled low, while tied high during normal FPGA boot.
It operates exclusively in Master Serial mode: DATA drives FPGA DIN, CLK receives FPGA CCLK, and CE/RESET/OE are driven by FPGA logic to manage output enable and counter reset. The device supports both commercial (0°C to 70°C) and industrial (–40°C to +85°C) temperature ranges with identical 3.3V supply requirements.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 2,097,152 × 1-bit (2-Mbit) serial EEPROM for full FPGA configuration bitstream storage |
| Supply Voltage | 3.3V ±10% - compatible with standard FPGA I/O voltage rails without level translation |
| Standby Current | 200 µA (industrial temp) - enables low-power system sleep states without configuration loss |
| Endurance | Minimum 10 write cycles - sufficient for factory programming and limited field updates |
| Data Retention | 20 years at 85°C - ensures long-term reliability in embedded industrial environments |
| Max Clock Frequency | 15 MHz (commercial), 10 MHz (industrial) - sets upper bound on FPGA configuration speed |
| CE-to-Data Delay | 55 ns (industrial) - defines minimum clock-to-output timing margin for FPGA setup capture |
Pinout & Package
AT17N002-10TQC is packaged in a 44-lead TQFP (10 mm × 10 mm, 0.8 mm pitch, 1.0 mm body height), JEDEC MS-026 ACB-compliant, with exposed thermal pad not internally connected.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 14, 15, 16, 17, 18, 19, 20, 21, 22, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 36, 37, 39, 41, 42 | NC | No-connect pins - must remain unconnected per design; no internal bonding |
| 13 | RESET/OE | Active-low reset / active-high output enable - resets address counter and controls DATA driver state |
| 15 | CE | Active-low chip enable - disables counters and forces low-power standby when high |
| 40 | DATA | Three-state bidirectional serial data - drives FPGA DIN during configuration; open-collector for ISP |
| 43 | CLK | Serial clock input - increments internal address/bit counter synchronized to FPGA CCLK |
| 18 | GND | Ground reference - requires local 0.2 µF decoupling capacitor to VCC |
| 21, 23 | DC | Die-connected no-connect - internally tied to die but not functional; avoid external connection |
| 35 | VCC(SER_EN) | Serial enable input - must be tied to VCC for FPGA loading; low enables two-wire ISP mode |
| 38 | VCC | 3.3V power supply - powers core logic and output drivers; same rail as SER_EN |
Key Features
| Feature | Design Value |
|---|---|
| Pin compatibility with Xilinx XC17SXXXA/L PROMs | Enables direct PCB replacement in existing Spartan-II/IIE/XL designs without layout changes |
| Two-wire serial ISP capability | Allows in-system reprogramming via SER_EN pin without removing device from board |
| Industrial temperature range support | Validated operation from –40°C to +85°C - suitable for harsh industrial control and telecom equipment |
| Low-power standby mode | 200 µA max current draw at 85°C - reduces system-level power budget during idle periods |
| High-reliability EEPROM process | 20-year data retention at 85°C and 10 write cycles - meets long-lifecycle embedded deployment needs |
Applications
| Industrial PLC Configuration Storage | Spartan-II-Based Test Equipment |
|---|---|
Use Scenario: Programmable logic controllers require persistent, tamper-resistant storage of FPGA configuration bitstreams across power cycles and environmental stress. IC Role / Device Role / Timing Role: AT17N002-10TQC acts as master serial configuration memory, delivering bitstream to Spartan-II FPGA on power-up under FPGA-controlled CLK and CE timing. Use Value: 20-year data retention at 85°C and industrial temp rating ensure uninterrupted operation in factory-floor enclosures without periodic reprogramming. | Use Scenario: Automated test equipment uses Spartan-II FPGAs to implement custom I/O protocols and signal processing pipelines that must reload reliably after each power cycle. IC Role / Device Role / Timing Role: AT17N002-10TQC provides deterministic serial bitstream delivery synchronized to FPGA CCLK, with 55 ns CE-to-data delay meeting Spartan-II setup timing. Use Value: Pin compatibility with XC17SXXXA PROMs allows drop-in upgrade path for legacy test platforms without redesigning PCB or firmware. |
| Legacy Telecom Baseband Modules | Avionics FPGA Boot Memory |
Use Scenario: Older telecom infrastructure modules use Spartan XL FPGAs for channel aggregation and require long-life, field-programmable configuration storage. IC Role / Device Role / Timing Role: AT17N002-10TQC serves as nonvolatile configuration source in Master Serial mode, interfacing directly with FPGA control pins (CCLK, DIN, INIT_B). Use Value: 10 write cycles and 2-Mbit density support both factory programming and occasional field updates via ISP using SER_EN. | Use Scenario: Avionics subsystems demand high-reliability, radiation-tolerant configuration storage for mission-critical FPGA-based flight control logic. IC Role / Device Role / Timing Role: AT17N002-10TQC functions as certified boot memory, delivering verified bitstream to Spartan-IIE FPGA during cold-start sequence. Use Value: Industrial-grade qualification (–40°C to +85°C), 20-year retention, and proven EEPROM process provide traceable lifecycle assurance for DO-254 compliance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar FPGA configuration memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT17LV002-10CU | Lower 2.7V–3.6V supply range; 5 mA active current; same 2-Mbit density and TQFP-44 package | Designed for newer designs requiring wider voltage tolerance and lower active power | Select AT17LV002-10CU for new designs needing extended VCC range and improved power efficiency |
| Xilinx XC17V02 | Voltage: 3.3V only; no ISP capability; different pinout (20-pin SOIC); 2-Mbit density | Limited to Xilinx-specific toolchain; no SER_EN-based ISP; incompatible package and pin mapping | Choose XC17V02 only if maintaining strict Xilinx PROM compatibility in SOIC-based legacy boards |
Compared with AT17N002-10TQC, AT17LV002-10CU offers broader supply voltage flexibility and lower active current but shares identical timing, packaging, and FPGA interface behavior; XC17V02 provides Xilinx-native integration but lacks ISP, industrial temp support, and TQFP-44 footprint compatibility.
Availability
AT17N002-10TQC is available at Aetrix Electronics and suitable for industrial PLCs, telecom baseband modules, avionics boot systems, and legacy test equipment requiring stable component supply with guaranteed long-term availability and traceable sourcing.
Supply support for AT17N002-10TQC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation, now part of Microchip Technology, is a semiconductor manufacturer specializing in microcontrollers, nonvolatile memory, and programmable logic solutions for industrial, automotive, and communications markets.
The AT17N series was designed specifically as cost-effective, pin-compatible EEPROM-based configuration memory for Xilinx Spartan-family FPGAs, targeting legacy system maintenance and long-lifecycle industrial deployments.
FAQ
What is the primary function of the AT17N002-10TQC in an FPGA-based system?
The AT17N002-10TQC serves as a serial configuration EEPROM that stores and delivers the bitstream to SRAM-based FPGAs-including Xilinx Spartan-II, Spartan-IIE, and Spartan XL-in Master Serial mode. During power-up, the FPGA controls the AT17N002-10TQC via CLK, CE, and RESET/OE to load its configuration. The AT17N002-10TQC requires no external controller and interfaces directly with FPGA control signals, making it a self-contained, deterministic boot solution.
Does the AT17N002-10TQC support in-system programming (ISP), and how is it enabled?
Yes, the AT17N002-10TQC supports two-wire serial ISP. It is enabled by pulling the VCC(SER_EN) pin low, which activates the internal ISP interface. During normal FPGA configuration, SER_EN must be tied to VCC. The AT17N002-10TQC does not require external programming voltages-the chip generates necessary internal programming voltages. This capability allows field updates without device removal, preserving board-level integrity.
What is the maximum clock frequency supported by the AT17N002-10TQC, and how does it vary with temperature grade?
The AT17N002-10TQC supports up to 15 MHz in commercial temperature range (0°C to +70°C) and 10 MHz in industrial range (–40°C to +85°C). This difference reflects timing margin validation under worst-case thermal conditions. The FPGA's CCLK must comply with these limits to ensure reliable bitstream readout; exceeding them may cause configuration failure or data corruption. Both grades maintain identical 55 ns CE-to-data delay specification.
How does the AT17N002-10TQC enter low-power standby mode, and what is its typical current draw?
The AT17N002-10TQC enters low-power standby mode when the CE pin is held high. In this state, internal address and bit counters are disabled, and the DATA output is tri-stated. For the industrial-grade AT17N002-10TQC, standby current is specified at ≤200 µA at 85°C and 3.3V. This feature reduces system-level quiescent power, especially useful in battery-backed or energy-constrained industrial applications where the FPGA may be powered down while retaining configuration readiness.
Is the AT17N002-10TQC pin-compatible with Xilinx XC17SXXXA and XC17SXXXXL PROMs, and what does that mean for PCB design?
Yes, the AT17N002-10TQC is explicitly documented as pin-compatible with Xilinx XC17SXXXA and XC17SXXXXL PROMs in the 44-lead TQFP package. This means all signal assignments-including DATA, CLK, CE, RESET/OE, VCC, GND, and SER_EN-match identically in pin position and electrical behavior. As a result, AT17N002-10TQC can replace those Xilinx PROMs on existing PCBs without layout modification, enabling seamless migration for obsolescence mitigation or enhanced reliability.
AT17N002-10TQC Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 44-TQFP
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Programmable Type:
- Serial EEPROM
- Memory Size:
- 2Mb
- Voltage - Supply:
- 3V ~ 3.6V
- Operating Temperature:
- 0°C ~ 70°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 44-TQFP (10x10)
AT17N002-10TQC FAQ
1.How can I place an order for AT17N002-10TQC through Aetrix?
Please submit a Request for Quotation (RFQ) for AT17N002-10TQC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT17N002-10TQC reliable?
The price and inventory of AT17N002-10TQC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT17N002-10TQC is usually 5 days.
3.What payment methods are accepted for AT17N002-10TQC?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT17N002-10TQC transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT17N002-10TQC?
AT17N002-10TQC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT17N002-10TQC order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT17N002-10TQC?
For technical support, including AT17N002-10TQC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT17N002-10TQC requirements.
6.How does Aetrix verify that AT17N002-10TQC is sourced from the original manufacturer or authorized distributors?
All AT17N002-10TQC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT17N002-10TQC meets industry standards.
7.What is the process for return or replacement of AT17N002-10TQC?
All AT17N002-10TQC units undergo pre-shipment inspection (PSI). If there is an issue with AT17N002-10TQC, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT17N002-10TQC part is unused and in its original packaging.
Return procedure for AT17N002-10TQC:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT17N002-10TQC Tags

-
AT17LV512A-10PU
Microchip Technology

-
EPCQ4ASI8N
Intel

-
AT17LV256-10PU
Microchip Technology

-
AT17LV256-10NU
Microchip Technology

-
EPCQ16ASI8N
Intel

-
AT17LV010-10PU
Microchip Technology

-
EPCQ32ASI8N
Intel

-
EPCQ64ASI16N
Intel

-
EPCQ128ASI16N
Intel

-
AT17LV512A-10JU
Microchip Technology

-
AT17LV512-10JU
Microchip Technology

-
AT17LV010-10JU
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

