Microchip Technology AT18F-DK3
- Part No.:
- AT18F-DK3
- Manufacturer:
- Microchip Technology
- Category:
- Programmers, Emulators, and Debuggers
- Package:
- Datasheet:
-
AT18F-DK3.pdf
- Description:
- KIT CONFIG PROGRAM FOR AT18F FAM
- Quantity:
- Payment:

- Shipping:

Inventory:1,215
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT18F-DK3 from Atmel is a development kit for in-system programming (ISP) of AT18F-series FPGA configuration memories, supporting densities from 1M to 7M bits across four devices (AT18F010-30XU, AT18F002-30XU, AT18F040-30XU, AT18F080-30XU), with regulated 3.3V VCCIO and VCCINT supplies, JTAG ISP interface via 10-pin header, and 20-lead TSSOP socket adapter (ATF15xxDK3-SAX20).
For engineers reviewing the AT18F-DK3 datasheet, AT18F-DK3 pinout, AT18F-DK3 application, or AT18F-DK3 equivalent, this kit enables rapid prototyping and evaluation of FPGA configuration memory programming workflows using JTAG-based ISP with PC parallel port connectivity, voltage-selectable power domains, and daisy-chain JTAG support.
Technical Context
The AT18F-DK3 integrates the ATF15xx-DK3 base board and ATF15xxDK3-SAX20 socket adapter to provide full JTAG ISP capability for AT18F configurators. It delivers independent 3.3V regulation for both I/O (VCCIO) and core (VCCINT) supply domains, with jumper-controlled selection and LED status indication.
JTAG signal routing follows IEEE 1149.1 standards, with buffered TCK/TMS/TDI/TDO signals from the PC's LPT port via the included ATDH1151VPC v6.0+ cable. The board supports single-device programming and multi-device daisy chains via JP-TDO jumper configuration and JTAG-OUT header.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| JTAG Interface | 10-pin male header (2.54 mm pitch) compliant with IEEE 1149.1; pinout matches standard TCK/TMS/TDI/TDO/GND/VCC layout. |
| Supported Devices | AT18F010-30XU (1M), AT18F002-30XU (2M), AT18F040-30XU (4M), AT18F080-30XU (7M); all in Green 20-lead TSSOP package. |
| Power Supply | 9V DC input via barrel jack (JPower) or 4-pin header (JP Power); dual regulators generate stable 3.3V VCCIO and VCCINT for programming. |
| Voltage Selection | Jumper-controlled VCCIO and VCCINT set to 3.3V only for AT18F programming; power must be OFF during jumper repositioning. |
| Current Measurement | ICCIO and ICCINT jumpers removable to insert current meters for real-time consumption monitoring of target AT18F device. |
| Daisy Chain Support | JTAG-OUT header and JP-TDO jumper enable cascaded programming of multiple AT18F devices; last device requires "TO ISP CABLE" setting. |
| Software | JTAG Configurator Programming System (JCPS) software for Windows XP/2000/98/NT; includes ISP algorithm control and device configuration file loading. |
Availability
AT18F-DK3 is available at Aetrix Electronics and suitable for FPGA configuration memory development, CPLD/FPGA system validation, and embedded programmable logic prototyping requiring stable component supply and legacy parallel-port-based ISP tooling.
Supply support for AT18F-DK3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation (now part of Microchip Technology) is a semiconductor manufacturer specializing in microcontrollers, nonvolatile memory, and programmable logic solutions, with global design and support infrastructure.
The AT18F-DK3 belongs to Atmel's FPGA configuration memory development tools product line, designed specifically to accelerate evaluation and programming of serial configuration memories used in Xilinx and other FPGA systems.
FAQ
What is the primary function of the AT18F-DK3?
The AT18F-DK3 is a dedicated development kit for in-system programming (ISP) of Atmel AT18F-series FPGA configuration memories. It provides hardware (base board + socket adapter), firmware, and JCPS software to configure, verify, and program AT18F010-30XU, AT18F002-30XU, AT18F040-30XU, and AT18F080-30XU devices via JTAG using a PC's parallel port. The AT18F-DK3 does not operate as a standalone IC or discrete component but serves exclusively as an evaluation and programming platform.
Which AT18F devices are supported by the AT18F-DK3?
The AT18F-DK3 officially supports four AT18F-series configurator devices: AT18F010-30XU (1 Mbit), AT18F002-30XU (2 Mbit), AT18F040-30XU (4 Mbit), and AT18F080-30XU (7 Mbit). All are packaged in Green (RoHS-compliant) 20-lead TSSOP and share identical pinouts, enabling use of the single ATF15xxDK3-SAX20 socket adapter board with the AT18F-DK3 base board.
What power supply requirements does the AT18F-DK3 have?
The AT18F-DK3 requires a 9V DC power source rated for ≥500 mA, delivered via either the 2.1 mm barrel jack (JPower) or the 4-pin 0.1-inch header (JP Power). Internally, two voltage regulators generate precisely 3.3V for VCCIO (I/O interface/JTAG voltage) and VCCINT (core voltage), both of which must be set via jumpers to 3.3V before powering on - changing jumper positions requires the board to be powered off.
Does the AT18F-DK3 support JTAG daisy chaining?
Yes, the AT18F-DK3 supports JTAG daisy chaining through its JTAG-OUT header and JP-TDO jumper. For multi-device chains, all but the final board must have JP-TDO set to "TO NEXT DEVICE", routing TDO to the next board's TDI; the last board must be set to "TO ISP CABLE" to return TDO to the host PC. This allows simultaneous programming or verification of multiple AT18F devices using a single AT18F-DK3 setup and JCPS software session.
Is the AT18F-DK3 compatible with modern operating systems?
The AT18F-DK3 was designed for Windows XP, 2000, NT 4.0, and Windows 98, relying on direct LPT port access via the ATDH1151VPC JTAG ISP cable. It is not natively compatible with Windows 10/11 or macOS due to deprecated parallel port drivers and lack of updated JCPS software support. Users requiring modern OS compatibility must implement USB-to-parallel adapters with legacy driver support or migrate to third-party gang programmers for production use.
AT18F-DK3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- AT18F
- Packaging:
- Box
- Product Status:
- Obsolete
- Type:
- Emulator (In-Circuit/In-System)
- For Use With/Related Products:
- AT18F Series
- Contents:
- Board(s), Cable(s)
AT18F-DK3 FAQ
1.How can I place an order for AT18F-DK3 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT18F-DK3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT18F-DK3 reliable?
The price and inventory of AT18F-DK3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT18F-DK3 is usually 5 days.
3.What payment methods are accepted for AT18F-DK3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT18F-DK3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT18F-DK3?
AT18F-DK3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT18F-DK3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT18F-DK3?
For technical support, including AT18F-DK3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT18F-DK3 requirements.
6.How does Aetrix verify that AT18F-DK3 is sourced from the original manufacturer or authorized distributors?
All AT18F-DK3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT18F-DK3 meets industry standards.
7.What is the process for return or replacement of AT18F-DK3?
All AT18F-DK3 units undergo pre-shipment inspection (PSI). If there is an issue with AT18F-DK3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT18F-DK3 part is unused and in its original packaging.
Return procedure for AT18F-DK3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT18F-DK3 Tags

-
STLINK-V3MODS
STMicroelectronics

-
STLINK-V3MINIE
STMicroelectronics

-
ESP-PROG
Espressif Systems

-
SC0889
Raspberry Pi

-
2548
Adafruit Industries LLC

-
PG164100
Microchip Technology

-
ST-LINK/V2
STMicroelectronics

-
STLINK-V3SET
STMicroelectronics

-
NU-LINK-PRO
Nuvoton Technology Corporation

-
ARM-USB-TINY-H
Olimex LTD
-
MCU-LINK-PRO
NXP Semiconductors

-
410-308-B
Digilent, Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

