Microchip Technology AT22LV10-25SI
- Part No.:
- AT22LV10-25SI
- Manufacturer:
- Microchip Technology
- Category:
- PLDs (Programmable Logic Device)
- Package:
- 24-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
AT22LV10-25SI.pdf
- Description:
- IC PLD 10MC 25NS 24SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,757
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT22LV10-25SI from Atmel is a low-voltage UV-erasable programmable logic device (PLD) based on the 22V10 architecture, featuring 10 inputs, 10 I/O pins, and 2 dedicated logic inputs (CLK/IN + IN), with 20 ns propagation delay at 3.0 V and industrial temperature range support (–40°C to +85°C) in SOIC-24 package.
For engineers reviewing the AT22LV10-25SI datasheet, AT22LV10-25SI pinout, AT22LV10-25SI application, or AT22LV10-25SI equivalent, key selection considerations include its 3.0–5.5 V supply compatibility, ±10 µA input/output leakage, reprogrammability via UV erasure, CMOS/TTL I/O compatibility, and use in legacy PLD-based state machine control and glue logic replacement.
Technical Context
The AT22LV10-25SI implements a fixed 22V10-compatible macrocell structure with 10 registers, each allocated 8–16 product terms for combinatorial or registered logic synthesis. It supports synchronous preset and asynchronous reset using two global product terms shared across all registers, and includes power-up reset that clears all registers to low state upon VCC crossing ~2.5 V.
Its timing behavior is defined by AC parameters including tPD = 25 ns (max), tCO = 17 ns (max), tS = 12 ns (max), and FMAX = 34.5 MHz (external feedback mode), all guaranteed over full 3.0–5.5 V supply and –40°C to +85°C operating range - with no derating required for industrial use when ordered as "I" grade.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 3.0 V to 5.5 V - enables direct interface with 3.3 V and 5 V logic families without level shifters. |
| tPD (Max) | 25 ns at VCC = 3.0 V - defines worst-case propagation delay from input/feedback to non-registered output. |
| ICC (Max) | 45 mA at VCC = 3.6 V, Industrial temp - sets maximum active supply current for thermal and regulator sizing. |
| I/O Leakage | ±10 µA max - ensures minimal signal integrity impact in high-impedance or battery-backed circuits. |
| Operating Temp | –40°C to +85°C - qualifies for industrial control, automotive under-hood (non-critical), and outdoor embedded systems. |
| Package | SOIC-24 (24S) - surface-mount, JEDEC MS-011 AB compliant, 0.300" wide, suitable for automated assembly. |
| Logic Architecture | 22V10-compatible - supports standard PALASM/JEDEC fuse map tools and legacy design flows. |
Pinout & Package
AT22LV10-25SI is supplied in a 24-lead plastic gull-wing small outline (SOIC) package per JEDEC MS-011 AB, 0.300" wide, with pin 1 marked by notch or bevel. Pin functions are identical to DIP and PLCC variants of the same speed/temp grade.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1–10, 12–19, 21–24 | IN / I/O | 10 dedicated inputs (pins 2–9, 12–13, 21–24) and 10 bidirectional I/Os (pins 1–2, 12–19, 21–24); pin 1 serves dual role as IN and I/O depending on fuse configuration. |
| 11 | GND | Ground reference for all internal logic and I/O buffers; must be low-impedance connection. |
| 20 | VCC | Primary power supply input (3.0–5.5 V); requires local 0.1 µF ceramic decoupling. |
| 22 | CLK/IN | Global clock input or logic input; drives all 10 registers synchronously when used as clock. |
Key Features
| Feature | Design Value |
|---|---|
| UV Erasability | Fully erasable via 2537 Å UV light (≥20 min @ 12,000 µW/cm²) - enables prototype iteration and field reprogramming with standard EPROM erasers. |
| Power-up Reset | Automatic register clear at VCC > 2.5 V - eliminates external reset circuitry for state machine initialization. |
| Register Preload | Asynchronous load of all 10 registers via 11.5–13 V pulse on pin 8 (DIP) or pin 10 (SOIC/PLCC) - simplifies boundary-scan test and functional verification. |
| ESD/Latchup Robustness | 2000 V HBM ESD rating and 200 mA latchup immunity - enhances reliability in handling-sensitive industrial environments. |
| Security Fuse | On-chip fuse prevents readback of programmed pattern - protects IP in production firmware or control logic. |
Applications
| Industrial PLC I/O Expansion | Legacy System Glue Logic Replacement |
|---|---|
Use Scenario: Adding discrete logic to extend digital I/O capability in modular programmable logic controllers without FPGA overhead. IC Role / Device Role / Timing Role: Configurable combinatorial and registered logic block implementing address decoding, strobe generation, and status multiplexing. Use Value: Reduces BOM count vs. discrete SSI/MSI logic while maintaining deterministic 25 ns timing and industrial temperature operation. | Use Scenario: Replacing obsolete 22V10 or 16V8 PLDs in aging medical instrumentation control boards. IC Role / Device Role / Timing Role: Drop-in compatible logic engine for bus arbitration, interrupt prioritization, and LED driver sequencing. Use Value: Maintains identical pinout and JEDEC fuse map, enabling zero-change PCB reuse and legacy toolchain continuity. |
| Battery-Powered Data Logger Control | Automotive Body Controller Subsystem |
Use Scenario: Managing sensor sampling intervals, flash memory write gating, and low-power wake-up logic in portable environmental monitors. IC Role / Device Role / Timing Role: Low-voltage state machine controller with power-up reset and configurable sleep/wake transitions. Use Value: 1 mA typical ICC at 3.3 V enables multi-year operation on coin-cell batteries; UV reprogrammability supports firmware updates in field units. | Use Scenario: Implementing door lock sequence logic, mirror position encoding, and interior lighting dimming profiles in non-safety-critical vehicle modules. IC Role / Device Role / Timing Role: Deterministic combinatorial logic engine interfacing with 5 V microcontrollers and 12 V actuator drivers via level-tolerant I/O. Use Value: 3.0–5.5 V supply range accommodates automotive battery transients; ±10 µA leakage prevents parasitic drain during ignition-off states. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar programmable logic device applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT22LV10-25JI | Dual-inline (PDIP-24) package; identical electrical specs and timing; through-hole mounting. | Suitable for prototyping, manual repair, or legacy wave-soldered assemblies where SOIC is not supported. | Select AT22LV10-25JI only if board layout or assembly process requires through-hole components. |
| AT22LV10L-25SI | Lower ICC (5 mA max vs. 45 mA), higher tPD (25 ns vs. 25 ns same), same SOIC-24 package and pinout. | Optimized for ultra-low-power battery systems where active current dominates energy budget over speed. | Choose AT22LV10L-25SI when average ICC < 2 mA is required and 25 ns timing remains acceptable. |
Compared with AT22LV10-25SI, the AT22LV10-25JI offers identical logic functionality in PDIP for hand-soldered development, while the AT22LV10L-25SI trades higher drive strength for sub-mA active current - making the -25SI optimal for industrial-grade speed/power balance in surface-mount production.
Availability
AT22LV10-25SI is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, legacy system glue logic replacement, and battery-powered data logger control requiring stable component supply across extended lifecycle programs.
Supply support for AT22LV10-25SI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation (now part of Microchip Technology) is a fabless semiconductor company specializing in microcontrollers, nonvolatile memory, and programmable logic devices for embedded and industrial applications.
The AT22LV10 family was designed as a low-voltage, UV-erasable successor to the industry-standard 22V10 PLD, targeting cost-sensitive, medium-complexity logic replacement in industrial and portable systems.
FAQ
What is the maximum propagation delay specification for AT22LV10-25SI?
The AT22LV10-25SI has a maximum propagation delay (tPD) of 25 ns when measured from input or feedback to non-registered output at VCC = 3.0 V and TA = +85°C. This value is guaranteed across the full industrial temperature range and supply voltage window (3.0–5.5 V), and appears in the AC Characteristics table on page 4 of the official Atmel datasheet revision 0190E.
Does AT22LV10-25SI support both 3.3 V and 5 V logic interfaces?
Yes, AT22LV10-25SI supports CMOS and TTL compatible inputs and outputs across its full 3.0–5.5 V VCC range. Its VIH threshold scales with VCC (min 2.0 V, max VCC + 0.75 V), and VOL remains ≤0.5 V at 8 mA sink current - enabling direct interoperation with both 3.3 V and 5 V microcontrollers without level-shifting circuitry.
Is AT22LV10-25SI pin-compatible with standard 22V10 devices?
Yes, AT22LV10-25SI maintains identical pinout and logic architecture to the original 22V10, including 10 inputs, 10 I/Os, and CLK/IN pin placement in SOIC-24. Its JEDEC fuse map format is fully compatible, allowing reuse of existing PALASM or CUPL programming files without modification.
How is the AT22LV10-25SI erased and reprogrammed?
The AT22LV10-25SI is erased using ultraviolet light at 2537 Å wavelength for ≥20 minutes at 12,000 µW/cm² intensity. After erasure, it is reprogrammed using standard PAL programmers supporting JEDEC JED files. Pin 10 (SOIC) receives a 11.5–13 V pulse during register preload, but normal programming uses standard 5 V or 12.5 V VPP signals per JEDEC spec.
What is the power-up reset behavior of AT22LV10-25SI?
AT22LV10-25SI performs automatic power-up reset: all 10 registers are cleared to logic low when VCC crosses ~2.5 V during power ramp-up. This occurs asynchronously and is independent of clock or input states. The feature eliminates need for external RC reset circuits in state machine designs, provided VCC rise is monotonic and setup/hold timing is met before first clock edge.
AT22LV10-25SI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- 22V10
- Package/Case:
- 24-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Programmable Type:
- EPLD
- Number of Macrocells:
- 10
- Voltage - Input:
- 3V
- Speed:
- 25 ns
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-SOIC
AT22LV10-25SI FAQ
1.How can I place an order for AT22LV10-25SI through Aetrix?
Please submit a Request for Quotation (RFQ) for AT22LV10-25SI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT22LV10-25SI reliable?
The price and inventory of AT22LV10-25SI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT22LV10-25SI is usually 5 days.
3.What payment methods are accepted for AT22LV10-25SI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT22LV10-25SI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT22LV10-25SI?
AT22LV10-25SI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT22LV10-25SI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT22LV10-25SI?
For technical support, including AT22LV10-25SI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT22LV10-25SI requirements.
6.How does Aetrix verify that AT22LV10-25SI is sourced from the original manufacturer or authorized distributors?
All AT22LV10-25SI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT22LV10-25SI meets industry standards.
7.What is the process for return or replacement of AT22LV10-25SI?
All AT22LV10-25SI units undergo pre-shipment inspection (PSI). If there is an issue with AT22LV10-25SI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT22LV10-25SI part is unused and in its original packaging.
Return procedure for AT22LV10-25SI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT22LV10-25SI Tags

-
ATF16V8B-15PU
Microchip Technology

-
ATF16V8B-15JU
Microchip Technology

-
ATF16V8BQL-15PU
Microchip Technology

-
ATF22V10C-15PU
Microchip Technology
.jpg)
-
ATF22V10C-15JU
Microchip Technology
.jpg)
-
ATF22V10C-10JU
Microchip Technology

-
ATF22V10B-15GM/883
Microchip Technology

-
ATF16V8B-15SU
Microchip Technology

-
ATF16V8BQL-15SU
Microchip Technology

-
ATF16V8BQL-15JU
Microchip Technology

-
ATF16V8B-10JU
Microchip Technology

-
ATF16V8BQL-15XU
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

