Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Embedded > PLDs (Programmable Logic Device)

Microchip Technology AT22LV10L-25JC

Name: AT22LV10L-25JC
Brand: Microchip Technology
SKU: AT22LV10L-25JC
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AT22LV10L-25JC

Manufacturer:: Microchip Technology

Category:: PLDs (Programmable Logic Device)

Package:: 28-LCC (J-Lead)

Datasheet:: AT22LV10L-25JC.pdf

Description:: IC PLD 10MC 25NS 28PLCC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,074

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AT22LV10L-25JC from Atmel is a low-voltage, UV-erasable, reprogrammable PLD based on the 22V10 architecture, featuring 10 macrocells, 22 inputs, and 10 I/O pins. It operates across 3.0V–5.5V supply, delivers 25 ns maximum propagation delay at V_CC = 3.0V, and draws only 4 mA typical ICC at V_CC = 3.6V in commercial temperature range (0°C to 70°C). It is used in battery-powered logic control, glue logic replacement, and state machine initialization.

For engineers reviewing the AT22LV10L-25JC datasheet, AT22LV10L-25JC pinout, AT22LV10L-25JC application, or AT22LV10L-25JC equivalent, key selection considerations include its low-power CMOS operation, full CMOS output levels, ±10 µA input/output leakage, UV-erasability, and compatibility with legacy 22V10 designs requiring extended voltage range and reduced power consumption.

Technical Context

The AT22LV10L-25JC implements a fixed 22-input × 10-output PLD architecture with eight to sixteen product terms per macrocell, plus two global product terms for synchronous preset and asynchronous reset shared across all registers. All ten registers feature power-up reset and asynchronous preload via dedicated high-voltage programming pins.

It supports three output configurations - combinatorial, registered, and registered with polarity control - and uses standard CMOS process with 2000V HBM ESD protection and 200 mA latchup immunity. Timing is specified over full V_CC = 3.0V–5.5V range, with t_PD = 25 ns max, t_CO = 14 ns max, and t_S = 17 ns min at V_CC = 3.0V.

Key Specifications

Parameter	Value and Actual Design Meaning
Propagation Delay (t_PD)	25 ns max at V_CC = 3.0V - ensures timing-critical glue logic meets 32 MHz system clock constraints with margin
Supply Voltage Range	3.0V to 5.5V - enables direct interface with 3.3V and 5V logic families without level shifters
I_CC (Typical)	4 mA at V_CC = 3.6V - reduces battery drain in portable instrumentation and handheld controllers
Input/Output Leakage	±10 µA max - minimizes standby current in high-impedance bus-hold or sleep-mode circuits
ESD Protection	2000V HBM - meets industrial handling requirements without external protection diodes
Operating Temperature	0°C to 70°C - qualified for commercial-grade embedded control and test equipment
UV Erase Dose	≥15 W·sec/cm² - guarantees full fuse array erasure in ≤20 min under 12,000 µW/cm² UV lamp

Pinout & Package

AT22LV10L-25JC is packaged in a 28-lead Plastic J-Leaded Chip Carrier (PLCC), JEDEC MS-018 AB compliant, with 11.4 mm × 11.4 mm body and 1.27 mm lead pitch. Pin 1 is marked by corner notch and located at top-left when viewed from top with notch up.

Pin/Terminal	Circuit Role	Design Meaning
1–11, 13, 15–22, 24	IN / Logic Input	22 dedicated input pins accepting TTL- and CMOS-compatible thresholds (V_IL ≤ 0.6V @ 3.0V–4.5V)
12	GND	Ground reference for all internal logic and I/O buffers
14, 16–23, 25–28	I/O / Bidirectional Buffer	10 configurable I/O pins supporting combinatorial or registered outputs with programmable polarity
24	V_CC	Primary power supply pin - must be decoupled locally due to dynamic switching current
8	CLK/IN	Dual-function pin: clock input for registered mode or general logic input in combinatorial mode
10	Preload Control	High-voltage (11.5–13V) input enabling asynchronous register preload during test or initialization

Key Features

Feature	Design Value
Low-voltage CMOS operation	3.0V–5.5V supply range enables single-rail design in mixed-voltage systems without regulators
Full CMOS output levels	V_OH ≥ V_CC − 0.3V and V_OL ≤ 0.35V reduce noise margin loss and simplify interfacing with downstream CMOS loads
Asynchronous register preload	Allows deterministic state loading via pin 10 HV pulse - eliminates boot-time race conditions in state machines
Power-up reset	Guaranteed low-state initialization of all registers at V_CC > 2.5V - critical for reliable FSM startup without external POR circuitry
Security fuse	Prevents unauthorized readback of programmed fuse map - protects proprietary logic configuration

Applications

Battery-Powered Instrumentation	Legacy System Glue Logic Replacement
Use Scenario: Portable multimeter or data logger using 3.3V microcontroller and analog front-end. IC Role / Device Role / Timing Role: Configurable logic controller managing ADC sequencing, display multiplexing, and button debouncing. Use Value: 4 mA typical ICC at 3.6V extends battery life vs. standard 22V10; 3.0V–5.5V operation avoids separate 5V rail.	Use Scenario: Industrial PLC backplane where obsolete 22V10 parts require drop-in upgrade. IC Role / Device Role / Timing Role: Replaces aging 22V10-25PC in address decoding and interrupt arbitration logic. Use Value: Identical 22V10 architecture and pinout allows PCB reuse; lower power and wider V_CC improve reliability in fluctuating supply environments.
Embedded State Machine Controller	Test Equipment Pattern Generator
Use Scenario: Automotive diagnostic tool with finite-state protocol engine and LED status sequencer. IC Role / Device Role / Timing Role: Implements synchronous state transitions with asynchronous reset and power-up initialization. Use Value: Built-in power-up reset and t_AP = 18 ns max ensure deterministic startup; register preload simplifies boundary-scan testing.	Use Scenario: Automated test fixture generating stimulus waveforms for digital IC validation. IC Role / Device Role / Timing Role: Generates precise timing sequences and control signals synchronized to system clock. Use Value: 25 ns t_PD and 14 ns t_CO support 32 MHz pattern rates; UV-erasability enables rapid firmware iteration during development.

Battery-Powered Instrumentation

Legacy System Glue Logic Replacement

Use Scenario: Portable multimeter or data logger using 3.3V microcontroller and analog front-end.

IC Role / Device Role / Timing Role: Configurable logic controller managing ADC sequencing, display multiplexing, and button debouncing.

Use Value: 4 mA typical ICC at 3.6V extends battery life vs. standard 22V10; 3.0V–5.5V operation avoids separate 5V rail.

Use Scenario: Industrial PLC backplane where obsolete 22V10 parts require drop-in upgrade.

IC Role / Device Role / Timing Role: Replaces aging 22V10-25PC in address decoding and interrupt arbitration logic.

Use Value: Identical 22V10 architecture and pinout allows PCB reuse; lower power and wider V_CC improve reliability in fluctuating supply environments.

Embedded State Machine Controller

Test Equipment Pattern Generator

Use Scenario: Automotive diagnostic tool with finite-state protocol engine and LED status sequencer.

IC Role / Device Role / Timing Role: Implements synchronous state transitions with asynchronous reset and power-up initialization.

Use Value: Built-in power-up reset and t_AP = 18 ns max ensure deterministic startup; register preload simplifies boundary-scan testing.

Use Scenario: Automated test fixture generating stimulus waveforms for digital IC validation.

IC Role / Device Role / Timing Role: Generates precise timing sequences and control signals synchronized to system clock.

Use Value: 25 ns t_PD and 14 ns t_CO support 32 MHz pattern rates; UV-erasability enables rapid firmware iteration during development.

Equivalent & Alternatives

The following parts are listed as comparable options for similar programmable logic device applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AT22LV10-25JC	Same package and pinout, but higher ICC (35 mA typical at 3.6V) and no low-power optimization	Less suitable for battery operation; better for 5V-only systems with ample thermal headroom	Select when legacy timing margins require identical speed grade but power is not constrained
AMD PALCE22V10-25JC	Pin-compatible 22V10 variant with EEPROM-based nonvolatile configuration; no UV window required	Eliminates UV eraser dependency and supports field reprogramming without socket removal	Select when in-system reprogrammability and absence of UV window are mandatory

Compared with AT22LV10-25JC and AMD PALCE22V10-25JC, the AT22LV10L-25JC uniquely balances ultra-low static power (4 mA), wide supply range (3.0V–5.5V), and UV-based reprogrammability - making it optimal for cost-sensitive, battery-aware designs where physical reprogramming access is acceptable.

Availability

AT22LV10L-25JC is available at Aetrix Electronics and suitable for battery-powered instrumentation, legacy system glue logic replacement, and embedded state machine controllers requiring stable component supply across long production lifecycles.

Supply support for AT22LV10L-25JC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Atmel Corporation (now part of Microchip Technology) is a fabless semiconductor company specializing in microcontrollers, nonvolatile memory, and programmable logic devices for embedded and industrial applications.

The AT22LV10L belongs to Atmel's low-voltage UV-erasable PLD family, designed specifically to extend the 22V10 architecture into battery-operated and mixed-voltage systems while maintaining full architectural compatibility and testability.

FAQ

What is the maximum operating voltage for AT22LV10L-25JC?

The AT22LV10L-25JC supports a maximum supply voltage of 5.5V DC, with full AC and DC specifications guaranteed across the entire 3.0V to 5.5V range. This allows direct integration into both 3.3V and 5V systems without level-shifting circuitry. Absolute maximum rating is 7.0V, but operation above 5.5V voids specification compliance and risks reliability degradation.

Does AT22LV10L-25JC support in-system programming?

No, the AT22LV10L-25JC requires UV erasure and parallel programming in a dedicated programmer socket. It lacks serial or JTAG interfaces for in-system programming. Programming is performed at 11.5–13V on pin 10 (preload control) with standard 22V10-compatible programmers. UV erasure takes ≥20 minutes under 12,000 µW/cm² lamps.

How does the power-up reset function in AT22LV10L-25JC?

The AT22LV10L-25JC features an internal power-up reset circuit that forces all ten registers to the low state when V_CC crosses ~2.5V during power ramp-up. This occurs within 600–1000 ns (t_PR) and requires monotonic V_CC rise. The reset is asynchronous and independent of clock or input states, ensuring deterministic FSM initialization without external POR components.

Can AT22LV10L-25JC replace a standard 22V10-25PC on the same PCB?

Yes - the AT22LV10L-25JC shares identical pinout, logic architecture, and timing behavior with the 22V10-25PC in PDIP packages, and matches the 22V10-25JC in PLCC. However, its lower ICC and wider V_CC range may alter decoupling or thermal requirements. No PCB changes are needed, but verify V_CC stability and logic threshold compatibility in 5V systems.

What is the purpose of pin 10 on AT22LV10L-25JC?

Pin 10 on the AT22LV10L-25JC serves as the high-voltage preload control input. Applying 11.5–13V to this pin while pulsing CLK/IN enables asynchronous loading of user-defined logic states into all ten registers - a feature used for test initialization and boundary-scan verification. It is not used during normal operation and must remain at V_CC or GND otherwise.

AT22LV10L-25JC Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: 22V10

Package/Case:: 28-LCC (J-Lead)

Packaging:: Tube

Product Status:: Obsolete

Programmable:: Not Verified

Programmable Type:: EPLD

Number of Macrocells:: 10

Voltage - Input:: 3V

Speed:: 25 ns

Mounting Type:: Surface Mount

Supplier Device Package:: 28-PLCC (11.51x11.51)

AT22LV10L-25JC FAQ

1.How can I place an order for AT22LV10L-25JC through Aetrix?

Please submit a Request for Quotation (RFQ) for AT22LV10L-25JC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AT22LV10L-25JC reliable?

The price and inventory of AT22LV10L-25JC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT22LV10L-25JC is usually 5 days.

3.What payment methods are accepted for AT22LV10L-25JC?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT22LV10L-25JC transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AT22LV10L-25JC?

AT22LV10L-25JC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AT22LV10L-25JC order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AT22LV10L-25JC?

For technical support, including AT22LV10L-25JC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT22LV10L-25JC requirements.

6.How does Aetrix verify that AT22LV10L-25JC is sourced from the original manufacturer or authorized distributors?

All AT22LV10L-25JC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT22LV10L-25JC meets industry standards.

7.What is the process for return or replacement of AT22LV10L-25JC?

All AT22LV10L-25JC units undergo pre-shipment inspection (PSI). If there is an issue with AT22LV10L-25JC, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AT22LV10L-25JC part is unused and in its original packaging.

Return procedure for AT22LV10L-25JC:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…