Microchip Technology AT24C01B-TH-T
- Part No.:
- AT24C01B-TH-T
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AT24C01B-TH-T.pdf
- Description:
- IC EEPROM 1KBIT I2C 1MHZ 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,193
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C01B-TH-T from Microchip Technology is a 1K-bit (128 × 8) two-wire serial EEPROM with I²C-compatible interface, 1.8V to 5.5V supply range, hardware write protection via WP pin, and TSSOP-8 package with NiPdAu lead finish. It delivers 1 MHz clock speed at 5V, 400 kHz at 1.8V/2.5V/2.7V, and supports partial page writes in 8-byte pages for embedded system configuration storage.
For engineers reviewing the AT24C01B-TH-T datasheet, AT24C01B-TH-T pinout, AT24C01B-TH-T application, or AT24C01B-TH-T equivalent, key selection considerations include its industrial temperature range (–40°C to +85°C), 1 million write cycles endurance, 100-year data retention, low standby current (0.6 µA at 1.8V), and compatibility with standard I²C bus timing requirements.
Technical Context
The AT24C01B-TH-T implements a two-wire serial interface compliant with I²C protocol standards, supporting bidirectional data transfer with START/STOP conditions and ACK/NACK handshaking. Its internal architecture includes addressable memory array (128 × 8), serial control logic, high-voltage pump for EEPROM programming, and Schmitt-trigger filtered inputs for noise immunity on SCL and SDA lines.
It uses three address pins (A0–A2) to support up to eight devices on the same bus, with device addressing per I²C 7-bit format. Write operations are self-timed with maximum 5 ms duration, and hardware write protection is enabled by pulling WP high, blocking all write commands regardless of software state.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1024 bits (128 words × 8 bits); sufficient for storing calibration data, device IDs, or small firmware parameters in space-constrained systems. |
| Interface | Two-wire I²C-compatible serial interface; enables simple, low-pin-count connection to microcontrollers without dedicated SPI peripherals. |
| Supply Voltage | 1.8V to 5.5V; supports direct integration into mixed-voltage systems including battery-powered 1.8V logic and legacy 5V industrial controllers. |
| Write Cycle Time | Max 5 ms; allows predictable timing budgeting for firmware write routines and avoids indefinite blocking during EEPROM updates. |
| Endurance | 1 million write cycles; ensures reliable field operation over 10+ years in applications requiring frequent parameter logging or configuration updates. |
| Data Retention | 100 years at +25°C; guarantees long-term integrity of stored settings without refresh, critical for unattended or maintenance-free deployments. |
| Operating Temp | –40°C to +85°C; qualified for industrial environments including factory automation, metering, and outdoor electronics enclosures. |
Pinout & Package
AT24C01B-TH-T is packaged in an 8-lead Thin Shrink Small Outline Package (TSSOP), 4.4 mm body width, with NiPdAu lead finish - optimized for automated assembly and RoHS-compliant reflow profiles.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Device Address Input | LSB of 3-bit hardware address; sets unique I²C slave address when multiple AT24C01B-TH-T devices share one bus. |
| A1 | Device Address Input | Middle bit of hardware address; enables up to eight parallel EEPROMs on same I²C segment without software arbitration. |
| A2 | Device Address Input | MSB of hardware address; combined with A0–A1, selects one of eight possible 7-bit I²C addresses (0x50–0x57). |
| GND | Ground Reference | Return path for VCC and signal currents; must be connected to system ground plane to ensure noise margin and stable logic thresholds. |
| VCC | Power Supply | Primary power input (1.8V–5.5V); powers internal logic, EEPROM array, and I/O buffers; requires local 0.1 µF decoupling capacitor. |
| WP | Write Protect Control | Active-high hardware lock; when tied to VCC, disables all write operations including byte/page/write-enable commands. |
| SCL | Serial Clock Input | Master-generated clock signal; synchronizes data transfer on SDA; features Schmitt-trigger input for robust noise rejection. |
| SDA | Serial Data I/O | Open-drain bidirectional data line; requires external pull-up resistor (typically 2.2–10 kΩ) to VCC for proper I²C bus operation. |
Key Features
| Feature | Design Value |
|---|---|
| Low-Voltage Operation | Functional down to 1.8V supply - enables direct interfacing with ultra-low-power MCUs and battery-backed systems without level-shifting. |
| Schmitt Trigger Inputs | On SCL and SDA pins - suppresses switching noise and prevents false clock/data transitions in electrically noisy industrial environments. |
| Hardware Write Protection | Dedicated WP pin - provides tamper-resistant configuration locking independent of firmware state or communication errors. |
| Partial Page Writes | Allows writing 1–8 bytes within a page without erasing adjacent data - reduces wear and improves update efficiency in dynamic parameter storage. |
| Lead-Free/Halogen-Free | Complies with RoHS Directive 2011/65/EU and JEDEC J-STD-020 moisture sensitivity level 1 - suitable for lead-free reflow and global environmental compliance. |
Applications
| Smart Meter Calibration Storage | Industrial PLC Configuration Backup |
|---|---|
Use Scenario: Storing meter-specific calibration coefficients, tariff tables, and firmware version metadata across power cycles and firmware updates. IC Role / Device Role / Timing Role: Nonvolatile configuration register providing persistent, byte-addressable storage accessible via I²C during boot and runtime. Use Value: Enables field recalibration without firmware reflashing; 1 million write cycles support daily recalibration logs over 10+ years. | Use Scenario: Retaining user-defined I/O mapping, PID tuning parameters, and alarm thresholds after unexpected power loss or controller reset. IC Role / Device Role / Timing Role: System-level configuration keeper interfaced directly to PLC's main MCU via shared I²C bus. Use Value: Eliminates need for battery-backed SRAM; 100-year data retention ensures parameter persistence across product lifetime without maintenance. |
| Medical Device Settings Vault | Automotive Body Control Module (BCM) |
Use Scenario: Securing patient-specific therapy settings, usage history, and safety-critical limits in portable diagnostic equipment. IC Role / Device Role / Timing Role: Tamper-resistant parameter vault using WP pin hardwired to VCC to prevent accidental or malicious writes during operation. Use Value: Meets IEC 62304 Class B software safety requirements by isolating configuration integrity from application firmware execution flow. | Use Scenario: Storing seat position presets, mirror angles, lighting profiles, and door lock configurations in automotive interior modules. IC Role / Device Role / Timing Role: Low-power, wide-temperature EEPROM accessed during vehicle wake-up sequence to restore user preferences. Use Value: –40°C to +85°C rating ensures reliable operation in under-hood and cabin environments; 0.6 µA standby current minimizes battery drain in sleep mode. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STMicroelectronics M24C01-RMN6TP | Same 1K-bit size, I²C interface, and TSSOP-8 package; max clock 400 kHz only (no 1 MHz mode at 5V); 3 µA standby at 1.8V vs. 0.6 µA. | Limited to lower-speed buses; higher standby current reduces suitability for battery-critical designs. | Select when cost sensitivity outweighs speed or ultra-low-power requirements. |
| ON Semiconductor CAT24C01HU4IGT3 | Identical 1K-bit organization and TSSOP-8 footprint; supports 1 MHz at 5V but specifies only 100-year retention at +85°C (vs. +25°C for AT24C01B-TH-T). | Retention guarantee applies under elevated temperature stress; may require derating for long-life applications at ambient temperatures. | Prefer for high-temperature ambient deployments where extended retention validation is required. |
Compared with M24C01-RMN6TP and CAT24C01HU4IGT3, the AT24C01B-TH-T offers superior speed flexibility (1 MHz/400 kHz dual-mode), lowest standby current in its class, and industry-standard 100-year retention referenced at +25°C - making it optimal for precision, low-power, and long-lifecycle embedded systems.
Availability
AT24C01B-TH-T is available at Aetrix Electronics and suitable for smart metering, industrial PLCs, medical diagnostics, and automotive BCM applications requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for AT24C01B-TH-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and nonvolatile memory solutions, with global manufacturing and quality certifications including ISO 9001 and IATF 16949.
The AT24C01B-TH-T belongs to Microchip's AT24Cxx family of I²C-compatible serial EEPROMs, designed specifically for reliable, low-power, and space-efficient configuration storage in industrial, automotive, and consumer electronics.
FAQ
What is the operating voltage range of the AT24C01B-TH-T?
The AT24C01B-TH-T operates from 1.8V to 5.5V, enabling direct use across diverse power domains - including 1.8V logic cores, 3.3V microcontrollers, and legacy 5V systems - without external level shifters. This wide range is confirmed in the DC Characteristics table (Table 2-2) of the official datasheet, with distinct min/max values specified per voltage tier (VCC1–VCC4).
Does the AT24C01B-TH-T support 1 MHz I²C communication?
Yes, the AT24C01B-TH-T supports 1 MHz clock frequency on the SCL line when VCC = 5.0V, as specified in Table 2-3 (AC Characteristics). At lower voltages (1.8V, 2.5V, 2.7V), the maximum supported frequency is 400 kHz. This dual-speed capability allows designers to optimize bus throughput or noise immunity based on system voltage and environment.
How many devices can share the same I²C bus with AT24C01B-TH-T?
Up to eight AT24C01B-TH-T devices can coexist on a single I²C bus using hardware address pins A0, A1, and A2. These three pins form a 3-bit address (0x50–0x57), allowing each device to respond only to its assigned 7-bit slave address. This is explicitly defined in the Pin Configuration and Device Addressing sections of the AT24C01B datasheet.
What is the purpose of the WP pin on the AT24C01B-TH-T?
The WP (Write Protect) pin on the AT24C01B-TH-T is a hardware-level safeguard that disables all write operations - including byte, page, and write-enable commands - when pulled high to VCC. It functions independently of software state or I²C command flow, ensuring configuration integrity even during firmware faults or unintended bus traffic. This behavior is documented in the Features and Pin Function tables.
What package type and lead finish does the AT24C01B-TH-T use?
The AT24C01B-TH-T uses an 8-lead Thin Shrink Small Outline Package (TSSOP), designated as package code 8A2, with NiPdAu (Nickel-Palladium-Gold) lead finish. This is confirmed in the Ordering Information table, where "TH" denotes TSSOP and "-T" indicates tape-and-reel packaging (5,000 units per reel). The NiPdAu finish ensures solderability, corrosion resistance, and RoHS compliance.
AT24C01B-TH-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 550 ns
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
AT24C01B-TH-T FAQ
1.How can I place an order for AT24C01B-TH-T through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C01B-TH-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C01B-TH-T reliable?
The price and inventory of AT24C01B-TH-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C01B-TH-T is usually 5 days.
3.What payment methods are accepted for AT24C01B-TH-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C01B-TH-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C01B-TH-T?
AT24C01B-TH-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C01B-TH-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C01B-TH-T?
For technical support, including AT24C01B-TH-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C01B-TH-T requirements.
6.How does Aetrix verify that AT24C01B-TH-T is sourced from the original manufacturer or authorized distributors?
All AT24C01B-TH-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C01B-TH-T meets industry standards.
7.What is the process for return or replacement of AT24C01B-TH-T?
All AT24C01B-TH-T units undergo pre-shipment inspection (PSI). If there is an issue with AT24C01B-TH-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C01B-TH-T part is unused and in its original packaging.
Return procedure for AT24C01B-TH-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C01B-TH-T Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
