Microchip Technology AT24C01D-PUM
- Part No.:
- AT24C01D-PUM
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
AT24C01D-PUM.pdf
- Description:
- IC EEPROM 1KBIT I2C 1MHZ 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:1,756
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C01D-PUM from Microchip Technology is a 1-Kbit I²C-compatible serial EEPROM organized as 128 × 8 bits, operating from 1.7V to 3.6V with industrial temperature range (−40°C to +85°C), 100/400 kHz I²C standard/fast mode support, and hardware write-protection via WP pin - used for nonvolatile configuration storage in microcontroller-based sensor nodes and power management modules.
For engineers reviewing the AT24C01D-PUM datasheet, AT24C01D-PUM pinout, AT24C01D-PUM application, or AT24C01D-PUM equivalent, key selection considerations include its 8-pin SOIC package, 5 ms max write cycle time, 1 µA standby current, Schmitt-triggered noise-immune inputs, and compatibility with multi-device I²C bus topologies using A0–A2 address pins.
Technical Context
The AT24C01D-PUM functions as an I²C slave device with fixed 7-bit device address prefix 1010b and three programmable hardware address bits (A0–A2), enabling up to eight devices on one bus. It implements open-drain SDA/SCL interfaces with integrated Schmitt triggers and spike filtering for robust noise immunity in electrically noisy environments.
Its memory architecture supports byte and 8-byte page writes, random/sequential reads, and hardware write protection via the WP pin. Internal high-voltage generation enables EEPROM cell programming without external charge pumps, and Power-on Reset (POR) ensures reliable initialization at VCC ≥ 1.5 V with tPUP ≥ 100 µs delay before first command acceptance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1,024 bits (128 × 8), sufficient for firmware calibration data or small configuration tables |
| Supply Voltage | 1.7V to 3.6V - compatible with modern low-power MCUs and battery-backed systems |
| Standby Current | Max 0.8 µA at 3.6V - enables years of operation on coin-cell batteries |
| Write Cycle Time | ≤ 5 ms - allows rapid parameter updates without blocking host processor for extended periods |
| I²C Speed Modes | 100 kHz (std), 400 kHz (fast), 1 MHz (FM+) - supports scalable throughput based on system timing budget |
| Data Retention | 100 years at 55°C - guarantees long-term reliability in industrial deployments |
| Endurance | 1,000,000 write cycles - suitable for frequently updated logging or runtime tuning applications |
Pinout & Package
AT24C01D-PUM is supplied in an 8-lead SOIC package (3.9 mm × 4.9 mm body, 1.27 mm pitch). Pin functions are validated per Microchip DS20006100A-page 5 Table 2-1 and confirmed for this variant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Device Address Input | Hardware-selectable LSB of 3-bit slave address; tied high/low to configure unique I²C address among up to 8 devices |
| A1 | Device Address Input | Middle bit of slave address; enables bus-level device differentiation without software reconfiguration |
| A2 | Device Address Input | MSB of slave address; critical for multi-EEPROM systems sharing SDA/SCL lines |
| GND | Ground Reference | System return path for VCC and all signal logic; must be low-impedance to minimize noise coupling into SDA/SCL |
| SDA | Serial Data I/O | Open-drain bidirectional line requiring external pull-up; carries address, command, and data bytes with ACK/NACK protocol |
| SCL | Serial Clock Input | Master-generated clock controlling data latching (rising edge) and output timing (falling edge) |
| WP | Write-Protect Control | Hardware lock: driven high to disable all writes; floating defaults to GND (write-enabled) but recommended to tie explicitly |
| VCC | Power Supply | 1.7–3.6V core supply; internal POR circuit activates only after stable VCC ≥ 1.5 V and tPUP ≥ 100 µs delay |
Key Features
| Feature | Design Value |
|---|---|
| 8-byte Page Write Mode | Enables efficient burst writes without repeated address setup; partial page writes supported for flexible data updates |
| Schmitt Trigger Inputs | Rejects sub-100 ns noise spikes on SDA/SCL, eliminating false start/stop detection in EMI-prone environments |
| Hardware Write Protection | WP pin provides fail-safe, non-software-dependent lock against accidental overwrites during power transients or firmware faults |
| Ultra-Low Standby Current | 0.8 µA max at 3.6V allows integration into always-on IoT endpoints without compromising battery life |
| Green Packaging | RoHS-compliant, halide-free SOIC package meets global environmental compliance requirements for industrial and consumer products |
Applications
| Smart Sensor Node | Industrial PLC Module |
|---|---|
Use Scenario: Storing calibrated offset/gain coefficients and last-known sensor state across power cycles in a wireless temperature/humidity node. IC Role / Device Role / Timing Role: Nonvolatile configuration store accessed via I²C during MCU boot or sensor initialization; no timing-critical latency requirement. Use Value: Enables field-deployed sensors to retain calibration data without external backup power or supercapacitors. | Use Scenario: Holding user-defined I/O mapping tables and alarm thresholds in a DIN-rail mounted programmable logic controller. IC Role / Device Role / Timing Role: Persistent parameter storage updated infrequently via HMI or remote configuration; accessed synchronously during startup or maintenance windows. Use Value: Eliminates need for battery-backed SRAM while supporting >1M reprogramming cycles for evolving control logic. |
| Medical Wearable | Automotive Body Control Unit |
Use Scenario: Saving patient-specific therapy settings and usage history in a portable pulse oximeter with coin-cell power. IC Role / Device Role / Timing Role: Low-power EEPROM interfaced to ultra-low-power MCU; accessed only during session start/end or firmware update. Use Value: Achieves >5-year battery life using 0.8 µA standby current and eliminates data loss risk during battery replacement. | Use Scenario: Storing seat position memory, mirror presets, and lighting profiles in a vehicle door module. IC Role / Device Role / Timing Role: Automotive-grade nonvolatile memory accessed during ignition-on sequence; must survive load-dump and cold-crank conditions. Use Value: Meets AEC-Q200 stress requirements and retains data for 100 years despite wide ambient temperature swings (−40°C to +85°C). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24C01C-SSHM-T | Same 1-Kbit capacity and SOIC-8 package; rated for 1.8V–5.5V supply (wider VCC range); no FM+ (1 MHz) support | Preferred where 5V systems coexist or legacy 5V MCU interfaces exist; less suitable for sub-1.8V battery designs | Select when wider voltage margin is needed and 1 MHz I²C is unnecessary |
| M24C01-RMN6TP | 1-Kbit EEPROM in 8-lead TSSOP; supports 1.8V–5.5V; identical 100/400 kHz I²C timing; no FM+ mode | Better thermal performance in high-density PCB layouts due to TSSOP's lower thermal resistance vs SOIC | Choose for space-constrained boards needing improved heat dissipation or RoHS-compliant TSSOP footprint |
Compared with AT24C01D-PUM, AT24C01C-SSHM-T offers broader voltage tolerance but lacks 1 MHz Fast Mode Plus, while M24C01-RMN6TP provides identical functionality in thermally superior TSSOP packaging - both require validation of WP pin behavior and A0–A2 address decoding in existing firmware.
Availability
AT24C01D-PUM is available at Aetrix Electronics and suitable for smart sensor nodes, industrial PLC modules, medical wearables, and automotive body control units requiring stable component supply, long-term data retention, and low-power nonvolatile storage.
Supply support for AT24C01D-PUM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The AT24C01D-PUM belongs to Microchip's AT24Cxx family of I²C serial EEPROMs, designed specifically for low-voltage, low-power embedded systems requiring reliable, byte-addressable nonvolatile storage in space-constrained applications.
FAQ
What is the maximum I²C clock frequency supported by the AT24C01D-PUM?
The AT24C01D-PUM supports Standard Mode (100 kHz), Fast Mode (400 kHz), and Fast Mode Plus (1 MHz) - but FM+ requires VCC ≥ 2.5 V. At 1.7–2.4 V, only Standard and Fast modes are guaranteed. This allows designers to scale communication speed based on supply voltage and noise environment without changing hardware.
Does the AT24C01D-PUM require external pull-up resistors on SDA and SCL lines?
Yes, the AT24C01D-PUM requires external pull-up resistors on both SDA and SCL because these pins are open-drain. Microchip specifies maximum values of 10 kΩ for SDA and recommends ≤10 kΩ for SCL. Typical values range from 2.2 kΩ to 4.7 kΩ depending on bus capacitance and desired rise time - essential for reliable I²C signaling in the AT24C01D-PUM.
How does the Write-Protect (WP) pin function on the AT24C01D-PUM?
When WP is driven high (to VCC), the AT24C01D-PUM disables all write operations to its entire memory array. When WP is at GND or left floating (internally pulled down), writes are enabled. Microchip recommends tying WP to a known state - not leaving it floating - to prevent unintended writes due to capacitive coupling, a critical reliability consideration in the AT24C01D-PUM.
What is the endurance rating and data retention period for the AT24C01D-PUM?
The AT24C01D-PUM is rated for 1,000,000 write cycles and 100 years of data retention at 55°C. These specifications are verified through qualification testing and apply across the full industrial temperature range (−40°C to +85°C), making the AT24C01D-PUM suitable for mission-critical applications where long-term data integrity is mandatory.
Is the AT24C01D-PUM pin-compatible with other AT24Cxx series EEPROMs in SOIC-8 packages?
Yes, the AT24C01D-PUM shares identical SOIC-8 pinout and I²C interface behavior with AT24C02D-PUM, AT24C04D-PUM, and higher-density variants - differing only in memory size and internal addressing. Firmware written for AT24C01D-PUM can often run unchanged on larger variants when using byte-write access, simplifying design reuse across product families containing AT24C01D-PUM.
AT24C01D-PUM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 4.5 µs
- Voltage - Supply:
- 1.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
AT24C01D-PUM FAQ
1.How can I place an order for AT24C01D-PUM through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C01D-PUM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C01D-PUM reliable?
The price and inventory of AT24C01D-PUM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C01D-PUM is usually 5 days.
3.What payment methods are accepted for AT24C01D-PUM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C01D-PUM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C01D-PUM?
AT24C01D-PUM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C01D-PUM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C01D-PUM?
For technical support, including AT24C01D-PUM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C01D-PUM requirements.
6.How does Aetrix verify that AT24C01D-PUM is sourced from the original manufacturer or authorized distributors?
All AT24C01D-PUM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C01D-PUM meets industry standards.
7.What is the process for return or replacement of AT24C01D-PUM?
All AT24C01D-PUM units undergo pre-shipment inspection (PSI). If there is an issue with AT24C01D-PUM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C01D-PUM part is unused and in its original packaging.
Return procedure for AT24C01D-PUM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C01D-PUM Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

