Microchip Technology AT24C02-10TI-2.7
- Part No.:
- AT24C02-10TI-2.7
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AT24C02-10TI-2.7.pdf
- Description:
- IC EEPROM 2KBIT I2C 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,452
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C02-10TI-2.7 from Microchip Technology (formerly Atmel) is a 2 Kbit (256 × 8) I²C-compatible serial EEPROM optimized for low-voltage embedded systems. It operates from 2.7V to 5.5V, supports 100 kHz I²C communication, features hardware write protection via the WP pin, and delivers 1 million write cycles with 100-year data retention. It is used in industrial sensor calibration storage, printer consumable identification, and power meter configuration memory.
For engineers reviewing the AT24C02-10TI-2.7 datasheet, AT24C02-10TI-2.7 pinout, AT24C02-10TI-2.7 application, or AT24C02-10TI-2.7 equivalent, this page provides verified package mapping (8-lead TSSOP), validated 8-pin functional pinout, endurance and retention specs, I²C timing compliance at 2.7V, and two confirmed drop-in alternatives with documented differences in voltage range and page size.
Technical Context
The AT24C02-10TI-2.7 implements a standard two-wire I²C interface with open-drain SDA/SCL pins, Schmitt-trigger inputs for noise immunity, and bi-directional data transfer protocol. Its internal architecture organizes memory as 32 pages of 8 bytes each, requiring an 8-bit word address for random access.
It uses hard-wired A0–A2 address inputs to support up to eight devices on a single I²C bus, and includes a dedicated Write Protect (WP) pin that disables all write operations when pulled high - enabling hardware-level data integrity in field-deployed equipment.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 2 Kbit (256 × 8 bits), sufficient for storing device IDs, calibration coefficients, or small firmware patches in space-constrained designs. |
| Supply Voltage Range | 2.7V to 5.5V - enables direct interfacing with 3.3V microcontrollers without level shifting, and compatibility with legacy 5V systems. |
| I²C Clock Frequency | 100 kHz maximum at 2.7V - ensures reliable operation under low-voltage conditions while maintaining timing margin for noisy industrial environments. |
| Write Cycle Time | 10 ms max - defines minimum interval between successive byte/page writes; impacts firmware polling strategy and real-time logging latency. |
| Endurance & Retention | 1 million write cycles / 100 years data retention - meets long-life requirements for utility meters, medical diagnostics, and automotive subsystems. |
| Operating Temperature | -40°C to +85°C - qualified for industrial-grade deployment in outdoor enclosures, factory automation controllers, and HVAC systems. |
| Page Write Size | 8-byte pages - allows efficient burst writes of sensor sample sets or configuration blocks without exceeding page boundaries. |
Pinout & Package
AT24C02-10TI-2.7 is housed in an 8-lead TSSOP package (JEDEC MO-153, 0.170" body width), offering compact footprint and thermal performance suitable for high-density PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Device Address Input | Hard-wired LSB of 3-bit device address; enables multi-device I²C bus topology (up to 8 AT24C02 units). |
| A1 | Device Address Input | Mid-bit of device address; combined with A0/A2, selects unique I²C slave address (0x50–0x57). |
| A2 | Device Address Input | MSB of device address; all three pins (A2–A0) are active and required for addressing in AT24C02 variant. |
| GND | Ground Reference | System return path for VCC and I/O signals; must be low-impedance to maintain I²C signal integrity. |
| VCC | Power Supply | Primary supply input (2.7–5.5V); decoupling capacitor (0.1 µF) recommended within 1 cm of pin. |
| WP | Write Protect Control | Hardware lock: logic high disables all write operations, preventing accidental overwrites during power-up or firmware updates. |
| SCL | Serial Clock Input | Open-drain clock line synchronized to master controller; requires external pull-up resistor (typically 4.7 kΩ). |
| SDA | Serial Data I/O | Bi-directional open-drain data line shared across I²C bus; supports multi-master arbitration and collision detection. |
Key Features
| Feature | Design Value |
|---|---|
| Low-voltage I²C interface | Guaranteed 100 kHz operation down to 2.7V supply - eliminates need for voltage translators in mixed-supply systems. |
| Hardware write protection | WP pin disables all write commands when tied to VCC - prevents corruption during brown-out, reset, or firmware glitches. |
| Noise-immune inputs | Schmitt-trigger + RC filtering on SCL/SDA - suppresses EMI-induced false starts/stops in motor drives or switching power supplies. |
| Page write capability | 8-byte burst writes reduce I²C transaction overhead by 87% vs. individual byte writes - critical for time-sensitive logging. |
| Industrial temperature grade | Qualified from -40°C to +85°C - supports deployment in uncontrolled environments like streetlight controllers or solar inverters. |
Applications
| Smart Energy Metering | Industrial Sensor Calibration |
|---|---|
|
Use Scenario: Storing tariff tables, meter ID, and accumulated kWh values in DIN-rail mounted electricity meters. IC Role / Device Role / Timing Role: Nonvolatile configuration and measurement history storage with infrequent writes and long-term read stability. Use Value: Enables tamper-resistant, battery-backed data retention exceeding 10 years without refresh - meeting IEC 62056 compliance. |
Use Scenario: Holding factory-calibrated offset/gain coefficients for analog temperature and pressure sensors in PLC modules. IC Role / Device Role / Timing Role: Persistent parameter storage accessed once per power cycle during sensor initialization. Use Value: Eliminates need for external calibration hardware; supports field recalibration via service port while preserving original values. |
| Printer Cartridge Authentication | Medical Diagnostic Device Settings |
|
Use Scenario: Authenticating OEM ink cartridges in laser printers using encrypted serial number and page-count tracking. IC Role / Device Role / Timing Role: Secure, write-protected identity storage with incremental counter updates during print jobs. Use Value: WP pin prevents unauthorized counter resets; 1M-cycle endurance supports >50,000 cartridge replacements per unit lifetime. |
Use Scenario: Saving user-configured test parameters (e.g., waveform thresholds, alarm limits) in portable ECG analyzers. IC Role / Device Role / Timing Role: Low-power, infrequently written configuration memory retaining settings across battery swaps. Use Value: 3.0 µA standby current at 2.7V extends battery life; 100-year retention ensures clinical accuracy over device service life. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STMicroelectronics M24C02-RMN6TP | Same 2 Kbit size, 2.5–5.5V supply, 400 kHz max speed at 5V; no 2.7V-specific rating - timing margin reduced below 2.9V. | Requires validation for 2.7V operation; not rated for full 100 kHz at min VCC - may limit use in ultra-low-power battery systems. | Select if higher-speed I²C (400 kHz) is needed at ≥3.0V and TSSOP-8 footprint compatibility is confirmed. |
| ON Semiconductor CAT24C02WI-GT3 | Identical 2 Kbit organization, 1.7–5.5V range, 100 kHz @1.8V; 16-byte page size (vs. 8-byte) - alters firmware page-write logic. | Supports lower 1.7V operation but introduces page boundary handling mismatch - requires code modification for burst writes. | Choose for sub-2.7V operation or where extended voltage headroom improves system robustness; revalidate page-write routines. |
Compared with AT24C02-10TI-2.7, M24C02-RMN6TP trades guaranteed 2.7V/100 kHz compliance for higher speed above 3V, while CAT24C02WI-GT3 extends low-voltage reach but changes page architecture - both require design review before substitution.
Availability
AT24C02-10TI-2.7 is available at Aetrix Electronics and suitable for industrial sensor calibration, smart energy metering, and medical diagnostic device settings requiring stable component supply across extended temperature and voltage ranges.
Supply support for AT24C02-10TI-2.7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full product continuity, quality control, and long-term supply commitment for the AT24Cxx EEPROM family.
The AT24Cxx series was designed specifically for cost-sensitive, low-power embedded systems needing reliable nonvolatile storage with minimal pin count and board area - targeting industrial, automotive, and consumer applications.
FAQ
What is the maximum I²C clock frequency supported by AT24C02-10TI-2.7 at 2.7V?
The AT24C02-10TI-2.7 supports up to 100 kHz I²C clock frequency when operating at 2.7V, as specified in its AC characteristics table. This is the guaranteed maximum rate for reliable communication under minimum supply conditions; exceeding it risks data corruption or NACK responses. The AT24C02-10TI-2.7 does not support 400 kHz operation below 4.5V.
Does AT24C02-10TI-2.7 support partial page writes?
Yes, AT24C02-10TI-2.7 supports partial page writes: firmware may transmit 1–8 bytes within a single page boundary without triggering automatic roll-over. Each byte is acknowledged individually, and the internal address pointer increments automatically. This behavior is defined in the Page Write section of the AT24C02-10TI-2.7 datasheet and enables flexible data updates.
How does the Write Protect (WP) pin function on AT24C02-10TI-2.7?
On AT24C02-10TI-2.7, the WP pin provides hardware-level write inhibition: when pulled high to VCC, it disables all write operations (byte, page, and erase) across the entire 2 Kbit array. When grounded, normal read/write functionality resumes. This feature is active regardless of I²C command state and requires no software enable - making AT24C02-10TI-2.7 ideal for protecting critical calibration data.
What package type is used for AT24C02-10TI-2.7?
AT24C02-10TI-2.7 uses an 8-lead TSSOP package (JEDEC MO-153, 0.170" body width), designated as "8T" in Microchip's ordering nomenclature. This surface-mount package measures 3.0 mm × 4.4 mm with 0.65 mm lead pitch, offering superior thermal dissipation and board density versus PDIP or SOIC variants of the same device.
Is AT24C02-10TI-2.7 compatible with standard I²C protocols?
Yes, AT24C02-10TI-2.7 fully complies with standard I²C protocol specifications: it responds to 7-bit slave addresses (0x50–0x57 based on A2–A0), supports START/STOP conditions, ACK/NACK handshaking, and repeated START sequences. Its open-drain SDA/SCL pins and Schmitt-trigger inputs ensure interoperability with all standard I²C masters, including STM32, PIC, and ESP32 microcontrollers.
AT24C02-10TI-2.7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 2Kbit
- Memory Organization:
- 256 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
AT24C02-10TI-2.7 FAQ
1.How can I place an order for AT24C02-10TI-2.7 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C02-10TI-2.7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C02-10TI-2.7 reliable?
The price and inventory of AT24C02-10TI-2.7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C02-10TI-2.7 is usually 5 days.
3.What payment methods are accepted for AT24C02-10TI-2.7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C02-10TI-2.7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C02-10TI-2.7?
AT24C02-10TI-2.7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C02-10TI-2.7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C02-10TI-2.7?
For technical support, including AT24C02-10TI-2.7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C02-10TI-2.7 requirements.
6.How does Aetrix verify that AT24C02-10TI-2.7 is sourced from the original manufacturer or authorized distributors?
All AT24C02-10TI-2.7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C02-10TI-2.7 meets industry standards.
7.What is the process for return or replacement of AT24C02-10TI-2.7?
All AT24C02-10TI-2.7 units undergo pre-shipment inspection (PSI). If there is an issue with AT24C02-10TI-2.7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C02-10TI-2.7 part is unused and in its original packaging.
Return procedure for AT24C02-10TI-2.7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C02-10TI-2.7 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
