Microchip Technology AT24C02A-10PC-2.7
- Part No.:
- AT24C02A-10PC-2.7
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
AT24C02A-10PC-2.7.pdf
- Description:
- IC EEPROM 2KBIT I2C 400KHZ 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:3,874
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C02A-10PC-2.7 from Microchip Technology (formerly Atmel) is a 2K-bit (256 × 8) I²C-compatible serial EEPROM with hardware write protection, low-voltage operation (2.7V–5.5V), and 100 kHz maximum clock frequency. It features Schmitt-trigger inputs for noise immunity, 8-byte page write capability, and 1 million write cycles endurance. It is used in embedded systems for storing calibration data, configuration settings, and firmware parameters.
For engineers reviewing the AT24C02A-10PC-2.7 datasheet, AT24C02A-10PC-2.7 pinout, AT24C02A-10PC-2.7 application, or AT24C02A-10PC-2.7 equivalent, key selection considerations include its 2.7V minimum supply, 8-pin PDIP package, WP pin-based hardware write protection, and compatibility with microcontroller I²C peripherals operating at 100 kHz in low-power industrial environments.
Technical Context
The AT24C02A-10PC-2.7 implements a standard two-wire I²C interface with open-drain SDA and input-only SCL, supporting start/stop conditions, ACK polling, and byte/page write protocols. Its internal address counter enables current-address and sequential reads without retransmitting the word address.
It uses hard-wired A0–A2 pins for device addressing (up to eight devices on one bus), a dedicated WP pin that disables writes when pulled high, and internally timed 10 ms write cycles with automatic completion detection via ACK polling - all compliant with I²C bus timing requirements for 100 kHz operation at VCC ≥ 2.7V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 2048 bits (256 words × 8 bits); sufficient for small configuration tables or sensor calibration offsets in space-constrained designs. |
| Supply Voltage Range | 2.7V to 5.5V; supports direct interfacing with 3.3V and 5V logic without level shifting. |
| Max Clock Frequency | 100 kHz at 2.7V; ensures reliable I²C communication in noise-sensitive or battery-powered applications. |
| Write Cycle Time | 10 ms max; defines minimum interval between write commands and impacts firmware delay handling. |
| Endurance | 1 million write cycles; enables long-term field deployment in logging or parameter-tuning use cases. |
| Data Retention | 100 years at +25°C; guarantees nonvolatile storage integrity over product lifetime without refresh. |
| Write Protect Function | Hardware-enabled via WP pin; prevents accidental overwrites during power-up or firmware glitches. |
Pinout & Package
AT24C02A-10PC-2.7 is supplied in an 8-lead, 0.300" wide plastic dual-inline package (PDIP), per JEDEC MS-001 BA standard. Pin 1 is marked by a notch or dot; leads are numbered counterclockwise from pin 1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Device Address Input | Hard-wired LSB of 3-bit device address; sets I²C slave address (0x50–0x57) when multiple EEPROMs share a bus. |
| A1 | Device Address Input | Mid-bit of device address; enables up to eight AT24C02A-10PC-2.7 devices on one I²C bus. |
| A2 | Device Address Input | MSB of device address; combined with A0/A1, determines unique 7-bit I²C address. |
| GND | Ground Reference | Return path for VCC and signal currents; must be low-impedance to ensure noise-immune I²C signaling. |
| VCC | Power Supply | Primary supply input (2.7V–5.5V); powers internal memory array and I²C interface logic. |
| WP | Write Protect Control | Active-high hardware lock: tied to VCC to disable all writes; tied to GND for normal read/write access. |
| SCL | Serial Clock Input | Asynchronous clock input for I²C protocol; sampled on rising edge for data sampling and timing control. |
| SDA | Serial Data I/O | Open-drain bidirectional data line; requires external pull-up resistor and supports wire-OR bus topology. |
Key Features
| Feature | Design Value |
|---|---|
| Hardware Write Protection | WP pin physically disables write operations when asserted, eliminating risk of firmware corruption during brown-out or reset. |
| Noise-Immune Inputs | Schmitt-trigger and filtered inputs reject EMI and supply ripple, enabling robust operation in motor-control or industrial environments. |
| Page Write Mode | 8-byte page writes reduce I²C transaction overhead versus byte-by-byte writes, improving configuration update speed. |
| Low Standby Current | 4 µA max at 2.7V enables integration into always-on battery-backed systems without significant drain. |
| I²C Bus Compatibility | Fully compliant with standard-mode I²C (100 kHz), including START/STOP, ACK/NACK, and repeated START protocols. |
Applications
| Industrial Sensor Calibration | Consumer Device Configuration |
|---|---|
Use Scenario: Storing factory-calibrated temperature offset values and linearization coefficients in a digital thermostat. IC Role / Device Role / Timing Role: Nonvolatile configuration storage accessed during boot and runtime via I²C; no timing-critical latency required. Use Value: Enables field-replaceable sensors without recalibration; retains data across power cycles and firmware updates. |
Use Scenario: Saving user preferences (brightness, volume, language) in a smart speaker after each change. IC Role / Device Role / Timing Role: Low-speed, infrequent write storage interfaced directly to MCU's I²C peripheral; operates at 100 kHz. Use Value: Eliminates need for larger flash or battery-backed RAM; leverages existing I²C bus with minimal GPIO usage. |
| Medical Instrument Settings | Automotive Body Control Module |
Use Scenario: Holding safety-critical default thresholds (e.g., alarm limits) in a portable pulse oximeter. IC Role / Device Role / Timing Role: Secure, write-protected storage accessed only during initialization or service mode; WP pin tied high in production units. Use Value: Prevents unauthorized or accidental modification of life-safety parameters while allowing field updates via service tools. |
Use Scenario: Recording door lock status history and mirror position memory in a vehicle's BCM. IC Role / Device Role / Timing Role: Persistent storage for infrequently updated state variables; operates reliably across automotive temperature range (-40°C to +85°C). Use Value: Meets AEC-Q200 stress test requirements for endurance and retention; supports CAN-linked diagnostics via I²C-to-CAN bridge MCU. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STMicroelectronics M24C02-RMN6TP | Same 2K-bit size, 100 kHz I²C, 2.5V–5.5V supply; different WP pin behavior (active-low, not active-high). | Requires inverted WP logic in PCB design; lacks same A0–A2 addressing flexibility for multi-device buses. | Preferred where ST's qualification or supply chain alignment outweighs pin-level compatibility needs. |
| ON Semiconductor CAT24C02WI-GT3 | Identical 2K-bit organization and 2.7V–5.5V range; supports 400 kHz at 5V but only 100 kHz at 2.7V like AT24C02A-10PC-2.7. | Same PDIP-8 footprint and pinout; fully pin-compatible with identical WP, SDA, SCL, and address pin mapping. | Drop-in replacement with verified layout compatibility and identical low-voltage timing margins. |
Compared with M24C02-RMN6TP and CAT24C02WI-GT3, the AT24C02A-10PC-2.7 offers standardized active-high WP control and broader legacy design support, while CAT24C02WI-GT3 provides true pin-to-pin interchangeability, and M24C02-RMN6TP suits designs already committed to ST's ecosystem and active-low protection schemes.
Availability
AT24C02A-10PC-2.7 is available at Aetrix Electronics and suitable for industrial sensor calibration, consumer device configuration, medical instrument settings, and automotive body control modules requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for AT24C02A-10PC-2.7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full technical and manufacturing continuity for the AT24CxxA EEPROM family. The company specializes in microcontrollers, analog, and memory solutions for embedded markets.
The AT24C02A-10PC-2.7 belongs to Microchip's serial EEPROM product line, designed specifically for low-power, I²C-based nonvolatile data storage in cost-sensitive, space-constrained embedded systems across industrial, automotive, and consumer applications.
FAQ
What is the maximum I²C clock frequency supported by the AT24C02A-10PC-2.7?
The AT24C02A-10PC-2.7 supports a maximum clock frequency of 100 kHz when operating within its specified 2.7V–5.5V supply range. This limit is defined by AC timing parameters tLOW and tHIGH at 2.7V, ensuring reliable setup/hold margins and noise immunity in low-voltage applications. It does not support 400 kHz operation - that capability applies only to the 5.0V version (e.g., AT24C02A-10PC).
How does the Write Protect (WP) pin function on the AT24C02A-10PC-2.7?
On the AT24C02A-10PC-2.7, the WP pin is active-high: when pulled to VCC, it disables all write operations (including byte and page writes) to the entire memory array, while permitting unrestricted reads. When grounded, full read/write access is enabled. This hardware lock operates independently of I²C commands and remains effective during power transitions.
What package type is used for the AT24C02A-10PC-2.7?
The AT24C02A-10PC-2.7 uses an 8-lead, 0.300" wide plastic dual-inline package (PDIP), designated as package code 8P3 per Atmel's ordering information. Its pinout matches JEDEC MS-001 BA standard, with pin 1 located at the left end of the notch-marked side, and is compatible with through-hole PCB assembly and socket-based prototyping.
Can the AT24C02A-10PC-2.7 be used in automotive applications?
Yes - the AT24C02A-10PC-2.7 is rated for commercial temperature range (0°C to +70°C), but industrial-grade variants (e.g., AT24C02A-10PI-2.7) operate from -40°C to +85°C and meet AEC-Q200 stress testing requirements. For under-hood or dashboard automotive use, the industrial version is recommended; the -10PC-2.7 variant is suited for cabin-located infotainment or accessory modules with controlled ambient conditions.
What is the memory organization and addressing scheme of the AT24C02A-10PC-2.7?
The AT24C02A-10PC-2.7 contains 256 words of 8 bits each (2048 bits total), organized as a single 256-byte linear array. It uses a 7-bit I²C slave address formed by fixed prefix "1010" plus three programmable bits (A2, A1, A0), followed by a read/write bit. Internal word addressing requires an 8-bit data address, supporting random and sequential read/write operations across the full memory space.
AT24C02A-10PC-2.7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 2Kbit
- Memory Organization:
- 256 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
AT24C02A-10PC-2.7 FAQ
1.How can I place an order for AT24C02A-10PC-2.7 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C02A-10PC-2.7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C02A-10PC-2.7 reliable?
The price and inventory of AT24C02A-10PC-2.7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C02A-10PC-2.7 is usually 5 days.
3.What payment methods are accepted for AT24C02A-10PC-2.7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C02A-10PC-2.7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C02A-10PC-2.7?
AT24C02A-10PC-2.7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C02A-10PC-2.7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C02A-10PC-2.7?
For technical support, including AT24C02A-10PC-2.7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C02A-10PC-2.7 requirements.
6.How does Aetrix verify that AT24C02A-10PC-2.7 is sourced from the original manufacturer or authorized distributors?
All AT24C02A-10PC-2.7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C02A-10PC-2.7 meets industry standards.
7.What is the process for return or replacement of AT24C02A-10PC-2.7?
All AT24C02A-10PC-2.7 units undergo pre-shipment inspection (PSI). If there is an issue with AT24C02A-10PC-2.7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C02A-10PC-2.7 part is unused and in its original packaging.
Return procedure for AT24C02A-10PC-2.7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C02A-10PC-2.7 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

