Microchip Technology AT24C02A-10TI-2.7
- Part No.:
- AT24C02A-10TI-2.7
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AT24C02A-10TI-2.7.pdf
- Description:
- IC EEPROM 2KBIT I2C 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,476
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C02A-10TI-2.7 from Microchip Technology (formerly Atmel) is a 2 Kbit I²C-compatible serial EEPROM with hardware write protection, organized as 256 × 8 bits, operating from 2.7V to 5.5V, and rated for −40°C to +85°C industrial temperature range. It supports 400 kHz clock rate at 2.7V/5V, features Schmitt-trigger inputs for noise immunity, and delivers 1 million write cycles with 100-year data retention - used in embedded system configuration storage, sensor calibration data logging, and power-meter firmware parameter backup.
For engineers reviewing the AT24C02A-10TI-2.7 datasheet, AT24C02A-10TI-2.7 pinout, AT24C02A-10TI-2.7 application, or AT24C02A-10TI-2.7 equivalent, key selection considerations include its 8-pin TSSOP package, WP pin-based hardware write protection, 8-byte page write capability, and compatibility with standard two-wire I²C bus timing at 2.7V–5.5V supply.
Technical Context
The AT24C02A-10TI-2.7 implements a two-wire serial interface compliant with I²C protocol, using open-drain SDA and edge-triggered SCL pins with Schmitt-trigger filtering on all inputs. Its internal address counter supports current-address, random-address, and sequential read modes, while write operations use either byte or 8-byte page mode with self-timed 5 ms max write cycle.
Device addressing uses three hardwired A0–A2 pins to support up to eight devices on one bus; the WP pin enables hardware-level protection of the upper half (1K) of memory when pulled high. The part operates across 2.7V–5.5V with standby current as low as 1.6 µA at 2.7V, making it suitable for battery-backed and low-power industrial nodes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 2048 bits (256 × 8), enabling compact nonvolatile storage for device IDs, calibration coefficients, or boot parameters |
| Supply Voltage Range | 2.7V to 5.5V - compatible with 3.3V and 5V logic domains without level shifting |
| I²C Clock Rate | Up to 400 kHz at 2.7V/5V - supports fast configuration loading in real-time systems |
| Write Cycle Time | Max 5 ms - defines minimum interval between successive writes; enables predictable firmware update latency |
| Endurance | 1 million write cycles - ensures reliable operation over 10+ years in field-deployed metering or control units |
| Data Retention | 100 years at 25°C - guarantees long-term integrity of stored calibration or security keys without refresh |
| Operating Temperature | −40°C to +85°C - qualified for under-hood automotive modules, industrial PLCs, and outdoor IoT gateways |
| Package | 8-lead TSSOP (8A2), 4.4 mm body width - surface-mount compatible with automated assembly and space-constrained PCB layouts |
Pinout & Package
AT24C02A-10TI-2.7 is supplied in an 8-lead Plastic Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153 compliant, with 0.65 mm lead pitch and 4.4 mm body width. Pin 1 is marked by a beveled corner or dot indicator.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Device Address Input | Hardwired to set LSB of 3-bit device address; enables up to eight AT24C02A devices on same I²C bus |
| A1 | Device Address Input | Hardwired to set middle bit of device address; determines unique I²C slave address (0x50–0x57) |
| A2 | Device Address Input | Hardwired to set MSB of device address; required for multi-device bus topology |
| GND | Ground Reference | Return path for VCC and signal currents; must be low-impedance to ensure noise-immune I²C signaling |
| VCC | Power Supply | 2.7V–5.5V main supply; powers internal EEPROM array, control logic, and I/O buffers |
| WP | Write Protect Control | Hardware-enforced lock: tied to VCC to protect upper 1K bits; tied to GND for full read/write access |
| SCL | Serial Clock Input | Positive-edge sampled clock for data synchronization; requires external pull-up resistor |
| SDA | Serial Data I/O | Bidirectional open-drain line shared across I²C bus; requires external pull-up and supports wire-OR logic |
Key Features
| Feature | Design Value |
|---|---|
| Hardware Write Protection | WP pin disables writes to upper 1K memory block when pulled high - prevents accidental firmware corruption during field updates |
| Noise-Immune Inputs | Schmitt-trigger and RC-filtered inputs reject >100 ns glitches - essential for reliable operation in electrically noisy motor-control or power-conversion environments |
| Page Write Mode | 8-byte atomic page writes reduce I²C transaction overhead by 87% vs. individual byte writes - accelerates bulk configuration saves |
| Low-Power Standby | 1.6 µA max standby current at 2.7V - extends battery life in portable diagnostic tools and wireless sensors |
| Automotive-Grade Qualification | Qualified per AEC-Q100 Class 3 (−40°C to +85°C) with lead-free/halogen-free packaging - suitable for engine control, ADAS, and infotainment subsystems |
Applications
| Smart Energy Metering | Industrial PLC Configuration |
|---|---|
Use Scenario: Storing tariff schedules, pulse-count history, and tamper-event logs in DIN-rail mounted electricity meters. IC Role / Device Role / Timing Role: Nonvolatile parameter storage with guaranteed 100-year retention and 1M-cycle endurance under daily write loads. Use Value: Eliminates need for external backup capacitors or supercapacitors by maintaining data integrity through frequent power cycling and brownouts. | Use Scenario: Saving ladder logic runtime states, I/O mapping, and calibration offsets in programmable logic controllers deployed in factory automation. IC Role / Device Role / Timing Role: I²C-configurable memory for field-updatable operational parameters with hardware write lock during execution. Use Value: Enables safe remote reconfiguration without risk of corrupting active control algorithms via accidental write commands. |
| Automotive Body Control Module | Medical Diagnostic Equipment |
Use Scenario: Storing seat position presets, mirror angle memories, and lighting profiles in vehicle body control units. IC Role / Device Role / Timing Role: Automotive-grade EEPROM interfaced directly to MCU I²C peripheral; WP pin tied to ignition-sensed voltage rail. Use Value: Survives repeated thermal cycling and ESD events per ISO 10605, ensuring reliable recall of user preferences over 15+ year vehicle lifetime. | Use Scenario: Holding sensor calibration coefficients, usage counters, and regulatory audit trails in portable ultrasound or ECG devices. IC Role / Device Role / Timing Role: Secure, low-power configuration store accessed only during boot or maintenance mode; WP pin controlled by service-mode switch. Use Value: Meets IEC 62304 software safety requirements by preventing unauthorized runtime modification of critical calibration data. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STMicroelectronics M24C02-RMN6TP | Same 2K size, 2.5V–5.5V range, but no dedicated WP pin; write protection implemented via software lock bits | Lacks hardware-level write lock - unsuitable where physical isolation of protected memory is required (e.g., automotive ASIL-B) | Select when cost sensitivity outweighs need for hardware WP; verify I²C timing margins at 2.7V |
| ON Semiconductor CAT24C02WI-GT3 | Identical 2K organization and 2.7V–5.5V range; includes WP pin and supports same 400 kHz speed, but rated only to +70°C (commercial temp) | Not qualified for extended temperature industrial or automotive use - limited to indoor consumer or office equipment | Choose for cost-sensitive commercial designs where −40°C operation is unnecessary |
Compared with AT24C02A-10TI-2.7, the M24C02-RMN6TP trades hardware write protection for lower unit cost and broader voltage tolerance, while the CAT24C02WI-GT3 matches pinout and interface but sacrifices industrial temperature capability - making AT24C02A-10TI-2.7 the only option meeting full AEC-Q100 Class 3 and hardware-lock requirements simultaneously.
Availability
AT24C02A-10TI-2.7 is available at Aetrix Electronics and suitable for smart energy metering, industrial PLC configuration, automotive body control modules, and medical diagnostic equipment requiring stable component supply across long production lifecycles.
Supply support for AT24C02A-10TI-2.7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and nonvolatile memory solutions, with broad industrial and automotive qualification expertise.
The AT24C02A-10TI-2.7 belongs to Microchip's legacy serial EEPROM product line, designed specifically for robust, low-power, I²C-based configuration and calibration data storage in harsh industrial and automotive environments.
FAQ
What is the maximum I²C clock frequency supported by the AT24C02A-10TI-2.7?
The AT24C02A-10TI-2.7 supports up to 400 kHz clock frequency when operated at 2.7V or 5V supply. At 1.8V (not applicable to this -2.7 variant), the maximum is 100 kHz. This timing is validated per Table 5 AC Characteristics in the official datasheet, with tLOW/tHIGH minima of 1.2 µs/0.6 µs respectively.
Does the AT24C02A-10TI-2.7 have hardware write protection, and how is it implemented?
Yes, the AT24C02A-10TI-2.7 includes a dedicated Write Protect (WP) pin. When WP is tied to VCC, the upper half (1K) of the 2K memory array is locked against write or erase operations. When WP is grounded, full read/write access is enabled. This hardware-level lock operates independently of I²C commands and persists across power cycles.
What package type is used for the AT24C02A-10TI-2.7, and what are its key mechanical dimensions?
The AT24C02A-10TI-2.7 uses an 8-lead TSSOP (Thin Shrink Small Outline Package), designated as 8A2 per Microchip's ordering guide. Its body measures 4.4 mm wide × 3.0 mm deep × 1.2 mm max height, with 0.65 mm lead pitch and gull-wing leads conforming to JEDEC MO-153 standards.
How many devices can share the same I²C bus with the AT24C02A-10TI-2.7, and what determines uniqueness?
Up to eight AT24C02A-10TI-2.7 devices can coexist on a single I²C bus. Uniqueness is determined by the three hardwired address inputs A2, A1, and A0, which form the three LSBs of the 7-bit slave address (base 0x50). Each device must have a distinct A2:A0 combination to avoid address collision.
What is the write endurance and data retention specification for the AT24C02A-10TI-2.7?
The AT24C02A-10TI-2.7 is specified for 1 million write/erase cycles and 100 years of data retention at 25°C. These values are characterized per Table 5 (Endurance) and DC Characteristics section of the datasheet, and apply across the full −40°C to +85°C operating range with derating per JEDEC standards.
AT24C02A-10TI-2.7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 2Kbit
- Memory Organization:
- 256 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
AT24C02A-10TI-2.7 FAQ
1.How can I place an order for AT24C02A-10TI-2.7 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C02A-10TI-2.7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C02A-10TI-2.7 reliable?
The price and inventory of AT24C02A-10TI-2.7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C02A-10TI-2.7 is usually 5 days.
3.What payment methods are accepted for AT24C02A-10TI-2.7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C02A-10TI-2.7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C02A-10TI-2.7?
AT24C02A-10TI-2.7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C02A-10TI-2.7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C02A-10TI-2.7?
For technical support, including AT24C02A-10TI-2.7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C02A-10TI-2.7 requirements.
6.How does Aetrix verify that AT24C02A-10TI-2.7 is sourced from the original manufacturer or authorized distributors?
All AT24C02A-10TI-2.7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C02A-10TI-2.7 meets industry standards.
7.What is the process for return or replacement of AT24C02A-10TI-2.7?
All AT24C02A-10TI-2.7 units undergo pre-shipment inspection (PSI). If there is an issue with AT24C02A-10TI-2.7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C02A-10TI-2.7 part is unused and in its original packaging.
Return procedure for AT24C02A-10TI-2.7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C02A-10TI-2.7 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
