Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Microchip Technology AT24C02AN-10SI-1.8-T

Name: AT24C02AN-10SI-1.8-T
Brand: Microchip Technology
SKU: AT24C02AN-10SI-1.8-T
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AT24C02AN-10SI-1.8-T

Manufacturer:: Microchip Technology

Category:: Memory

Package:: 8-SOIC (0.154", 3.90mm Width)

Datasheet:: AT24C02AN-10SI-1.8-T.pdf

Description:: IC EEPROM 2KBIT I2C 400KHZ 8SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,062

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AT24C02AN-10SI-1.8-T from Microchip Technology (formerly Atmel) is a 2 Kbit I²C-compatible serial EEPROM optimized for low-voltage embedded systems. It features 256 × 8-bit memory organization, 1.8 V to 5.5 V supply operation, hardware write protection via WP pin, and 100 kHz clock rate at 1.8 V. It is widely used in industrial sensor calibration storage, power meter configuration retention, and automotive body control module parameter backup.

For engineers reviewing the AT24C02AN-10SI-1.8-T datasheet, AT24C02AN-10SI-1.8-T pinout, AT24C02AN-10SI-1.8-T application, or AT24C02AN-10SI-1.8-T equivalent, this page delivers verified electrical specs, JEDEC SOIC-8 package details, noise-suppressed two-wire interface behavior, endurance and retention metrics, and validated alternative parts for design continuity.

Technical Context

The AT24C02AN-10SI-1.8-T implements a true two-wire (I²C) serial interface with Schmitt-triggered, filtered SDA and SCL inputs for robust noise immunity in electrically noisy environments. Its internal address counter supports current-address, random-address, and sequential read modes, while the 8-byte page write architecture enables efficient burst programming without bus reinitialization.

Hardware write protection is enforced via the dedicated WP pin: grounding enables full read/write access, while tying to VCC locks the upper 1K-bit half of the array. The device operates across −40°C to +85°C and meets automotive-grade reliability requirements including 1 million write cycles and 100-year data retention.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Size	2048 bits (256 × 8), organized in 32 pages of 8 bytes each - enables byte- or page-level updates without erasing entire array.
Supply Voltage Range	1.8 V to 5.5 V - supports direct integration into 1.8 V logic domains and mixed-voltage systems without level shifters.
I²C Clock Rate	100 kHz at 1.8 V - ensures timing compliance under lowest operating voltage, critical for battery-powered applications.
Write Cycle Time	≤5 ms max - defines minimum interval between write commands; impacts firmware polling or timeout design.
Endurance	1,000,000 write cycles - guarantees long-term field reliability in frequently updated configuration storage.
Data Retention	100 years at 25°C - validates nonvolatile data integrity over product lifetime without refresh.
Operating Temperature	−40°C to +85°C - qualified for industrial and automotive under-hood/under-dash deployment.
Input Capacitance	SDA: ≤8 pF, SCL/Ax: ≤6 pF - constrains maximum bus capacitance and pull-up resistor selection for reliable rise/fall times.

Pinout & Package

AT24C02AN-10SI-1.8-T is packaged in an 8-lead JEDEC SOIC (8S1), 0.150" wide, RoHS-compliant, lead-free/halogen-free surface-mount package measuring 4.90 mm × 3.90 mm × 1.75 mm (L × W × H).

Pin/Terminal	Circuit Role	Design Meaning
A0–A2	Hardwired Device Address Inputs	Set unique I²C slave address (up to 8 devices on same bus); A0–A2 must be tied to VCC or GND - no floating connections allowed.
SDA	Serial Data Line	Bidirectional open-drain I/O; requires external pull-up; supports wire-OR with other I²C devices on shared bus.
SCL	Serial Clock Input	Master-generated clock; positive edge latches input data, negative edge clocks output data - defines synchronous timing window.
WP	Write Protect Control	Hardware-enforced lock: grounded = full R/W, VCC = upper 1K-bit array write-protected - eliminates software vulnerability.
VCC	Power Supply	1.8 V to 5.5 V input; decoupling capacitor (0.1 µF ceramic) required within 10 mm of pin for noise suppression.
GND	Ground Reference	System common return; must be low-impedance connection to minimize ground bounce during write cycles.
NC	No-connect	Pin 5 in SOIC-8 footprint is unconnected - must remain unpopulated or left floating; no routing or soldering permitted.

Key Features

Feature	Design Value
Write Protect Pin (WP)	Enables hardware-level locking of upper 1K-bit memory segment - prevents accidental or malicious firmware overwrite during field updates.
Schmitt Trigger Inputs	SDA and SCL inputs include hysteresis and filtering - rejects sub-100 ns noise spikes and ensures clean signal interpretation in EMI-heavy environments.
Partial Page Writes	Allows writing 1–8 bytes within a single 8-byte page without corrupting adjacent data - simplifies firmware logic for small parameter updates.
Self-timed Write Cycle	Internal erase-and-program sequence completes autonomously in ≤5 ms - frees MCU resources and eliminates need for precise timing loops.
Low Standby Current	0.6 µA typical at 1.8 V - minimizes quiescent power draw in always-on battery-backed systems such as smart meters.

Applications

Industrial Sensor Calibration	Smart Energy Metering
Use Scenario: Storing factory-trimmed offset/gain coefficients for temperature, pressure, and humidity sensors in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile configuration register holding calibration constants accessed at power-up before ADC initialization. Use Value: Eliminates need for external trimming components and enables field recalibration via I²C without hardware modification.	Use Scenario: Retaining tariff schedules, billing cycle counters, and tamper-event logs in residential electricity meters operating on 1.8 V RTC rails. IC Role / Device Role / Timing Role: Low-power, high-reliability data logger synchronized to real-time clock interrupts for time-stamped event capture. Use Value: Guarantees 100-year data retention and withstands >1M write cycles - essential for 20+ year meter service life with daily updates.
Automotive Body Control	IoT Edge Node Configuration
Use Scenario: Saving user preferences (mirror position, seat settings, lighting profiles) in door modules exposed to −40°C to +85°C ambient. IC Role / Device Role / Timing Role: Automotive-grade EEPROM interfacing directly with 1.8 V microcontroller GPIOs via I²C for persistent state storage. Use Value: WP pin prevents unintended writes during CAN/LIN bus transients - critical for functional safety compliance in ASIL-B systems.	Use Scenario: Holding Wi-Fi credentials, OTA update keys, and sensor fusion parameters in battery-powered environmental monitors deployed outdoors. IC Role / Device Role / Timing Role: Ultra-low standby current (0.6 µA) and 1.8 V compatibility enable multi-year operation on coin-cell batteries. Use Value: Enables secure, field-upgradable configuration without requiring full firmware reflash - reduces maintenance overhead and downtime.

Industrial Sensor Calibration

Smart Energy Metering

Use Scenario: Storing factory-trimmed offset/gain coefficients for temperature, pressure, and humidity sensors in programmable logic controllers.

IC Role / Device Role / Timing Role: Nonvolatile configuration register holding calibration constants accessed at power-up before ADC initialization.

Use Value: Eliminates need for external trimming components and enables field recalibration via I²C without hardware modification.

Use Scenario: Retaining tariff schedules, billing cycle counters, and tamper-event logs in residential electricity meters operating on 1.8 V RTC rails.

IC Role / Device Role / Timing Role: Low-power, high-reliability data logger synchronized to real-time clock interrupts for time-stamped event capture.

Use Value: Guarantees 100-year data retention and withstands >1M write cycles - essential for 20+ year meter service life with daily updates.

Automotive Body Control

IoT Edge Node Configuration

Use Scenario: Saving user preferences (mirror position, seat settings, lighting profiles) in door modules exposed to −40°C to +85°C ambient.

IC Role / Device Role / Timing Role: Automotive-grade EEPROM interfacing directly with 1.8 V microcontroller GPIOs via I²C for persistent state storage.

Use Value: WP pin prevents unintended writes during CAN/LIN bus transients - critical for functional safety compliance in ASIL-B systems.

Use Scenario: Holding Wi-Fi credentials, OTA update keys, and sensor fusion parameters in battery-powered environmental monitors deployed outdoors.

IC Role / Device Role / Timing Role: Ultra-low standby current (0.6 µA) and 1.8 V compatibility enable multi-year operation on coin-cell batteries.

Use Value: Enables secure, field-upgradable configuration without requiring full firmware reflash - reduces maintenance overhead and downtime.

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
STMicroelectronics M24C02-RMN6TP	Same 2 Kbit capacity, 1.8–5.5 V range, and SOIC-8 package; but rated only to +70°C (commercial grade), not −40°C to +85°C.	Lacks automotive/industrial temperature qualification - unsuitable for under-hood or outdoor deployments.	Select when cost sensitivity outweighs extended temperature requirement and system ambient stays below 70°C.
ON Semiconductor CAT24C02WI-GT3	Identical 2 Kbit density, 1.8–5.5 V operation, and SOIC-8 footprint; includes enhanced ESD protection (4 kV HBM) vs. AT24C02AN-10SI-1.8-T's unspecified rating.	Better suited for handheld or portable equipment subject to frequent handling-induced ESD events.	Prefer where electrostatic robustness is prioritized and full Atmel/Microchip ecosystem support is not mandatory.

Compared with M24C02-RMN6TP and CAT24C02WI-GT3, the AT24C02AN-10SI-1.8-T uniquely combines guaranteed −40°C to +85°C operation, hardware write protection with array segmentation, and 100-year data retention - making it the most suitable choice for mission-critical industrial and automotive applications demanding long-term reliability.

Availability

AT24C02AN-10SI-1.8-T is available at Aetrix Electronics and suitable for industrial sensor calibration, smart energy metering, and automotive body control applications requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for AT24C02AN-10SI-1.8-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology is a global leader in microcontrollers, analog components, and nonvolatile memory solutions, delivering high-reliability semiconductors for industrial, automotive, and communications markets.

The AT24C02AN-10SI-1.8-T belongs to Microchip's AT24Cxx family of I²C serial EEPROMs, designed specifically for low-voltage, low-power embedded systems requiring robust, long-life nonvolatile storage in space-constrained PCB layouts.

FAQ

What is the maximum clock frequency supported by AT24C02AN-10SI-1.8-T at 1.8 V?

The AT24C02AN-10SI-1.8-T supports a maximum I²C clock frequency of 100 kHz when operated at 1.8 V. This is explicitly specified in the AC Characteristics table and reflects timing margins validated under worst-case low-voltage conditions. Higher frequencies (e.g., 400 kHz) require VCC ≥ 2.5 V per the datasheet. Using 100 kHz at 1.8 V ensures reliable communication in battery-powered or ultra-low-voltage systems where the AT24C02AN-10SI-1.8-T is commonly deployed.

How does the Write Protect (WP) pin function on AT24C02AN-10SI-1.8-T?

On the AT24C02AN-10SI-1.8-T, the WP pin provides hardware-level write protection: when tied to GND, full read/write access is enabled; when tied to VCC, the upper 1K-bit half of the 2K memory array is locked against writes. This behavior is distinct from earlier AT24C02 versions and is confirmed in Table 2 of the datasheet. The AT24C02AN-10SI-1.8-T does not support byte-level or software-based protection - WP is the sole hardware enforcement mechanism.

Is AT24C02AN-10SI-1.8-T compatible with standard I²C protocols and controllers?

Yes, the AT24C02AN-10SI-1.8-T implements a fully compliant two-wire (I²C) interface supporting START/STOP conditions, ACK/NACK handshaking, and 7-bit slave addressing with R/W bit. It adheres to standard I²C timing specifications (tLOW, tHIGH, tSU.STA, etc.) as defined in the AC Characteristics table. No special controller firmware or protocol extensions are required - it works with any standard I²C master, including those in Microchip PIC, STMicro STM32, and NXP LPC families.

What package type is used for AT24C02AN-10SI-1.8-T, and what are its key mechanical dimensions?

The AT24C02AN-10SI-1.8-T uses an 8-lead JEDEC SOIC (8S1) package: 0.150" wide, RoHS-compliant, lead-free/halogen-free. Per the official drawing, it measures 4.90 mm × 3.90 mm × 1.75 mm (L × W × H), with lead pitch of 1.27 mm and body thickness of 1.75 mm max. Pin 1 is marked by a notch or bevel on the top surface, and the package is compatible with standard SOIC-8 reflow profiles per J-STD-020.

Does AT24C02AN-10SI-1.8-T support page write operations, and what is the page size?

Yes, the AT24C02AN-10SI-1.8-T supports page write mode with a fixed page size of 8 bytes. This allows up to 8 sequential data bytes to be written in a single I²C transaction after the initial word address - improving write efficiency versus individual byte writes. The internal address pointer auto-increments within the page; crossing the 8-byte boundary wraps to the start of the same page. This capability is confirmed in the "Page Write" section and Table 1 of the datasheet.

AT24C02AN-10SI-1.8-T Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 8-SOIC (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 2Kbit

Memory Organization:: 256 x 8

Memory Interface:: I2C

Clock Frequency:: 400 kHz

Write Cycle Time - Word, Page:: 5ms

Access Time:: 900 ns

Voltage - Supply:: 1.8V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-SOIC

AT24C02AN-10SI-1.8-T FAQ

1.How can I place an order for AT24C02AN-10SI-1.8-T through Aetrix?

Please submit a Request for Quotation (RFQ) for AT24C02AN-10SI-1.8-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AT24C02AN-10SI-1.8-T reliable?

The price and inventory of AT24C02AN-10SI-1.8-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C02AN-10SI-1.8-T is usually 5 days.

3.What payment methods are accepted for AT24C02AN-10SI-1.8-T?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C02AN-10SI-1.8-T transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AT24C02AN-10SI-1.8-T?

AT24C02AN-10SI-1.8-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AT24C02AN-10SI-1.8-T order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AT24C02AN-10SI-1.8-T?

For technical support, including AT24C02AN-10SI-1.8-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C02AN-10SI-1.8-T requirements.

6.How does Aetrix verify that AT24C02AN-10SI-1.8-T is sourced from the original manufacturer or authorized distributors?

All AT24C02AN-10SI-1.8-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C02AN-10SI-1.8-T meets industry standards.

7.What is the process for return or replacement of AT24C02AN-10SI-1.8-T?

All AT24C02AN-10SI-1.8-T units undergo pre-shipment inspection (PSI). If there is an issue with AT24C02AN-10SI-1.8-T, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AT24C02AN-10SI-1.8-T part is unused and in its original packaging.

Return procedure for AT24C02AN-10SI-1.8-T:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…