Microchip Technology AT24C02AN-10SI-2.7-T
- Part No.:
- AT24C02AN-10SI-2.7-T
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT24C02AN-10SI-2.7-T.pdf
- Description:
- IC EEPROM 2KBIT I2C 400KHZ 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,729
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C02AN-10SI-2.7-T from Microchip Technology (formerly Atmel) is a 2 Kbit (256 × 8) two-wire serial EEPROM with hardware write protection, optimized for low-voltage industrial applications. It operates from 2.7V to 5.5V, supports 400 kHz I²C clock rate at 2.7V+, delivers 1 million write cycles endurance, and retains data for 100 years. It is used in embedded system configuration storage, sensor calibration data retention, and power-fail-safe parameter logging.
For engineers reviewing the AT24C02AN-10SI-2.7-T datasheet, AT24C02AN-10SI-2.7-T pinout, AT24C02AN-10SI-2.7-T application, or AT24C02AN-10SI-2.7-T equivalent, key selection considerations include its 8-lead SOIC package, WP pin-based hardware write protection, 8-byte page write capability, −40°C to +85°C automotive-grade temperature range, and compatibility with standard I²C bus timing requirements.
Technical Context
The AT24C02AN-10SI-2.7-T implements a two-wire (I²C-compatible) serial interface with Schmitt-triggered, noise-filtered SDA and SCL inputs. It uses hardwired A0–A2 address pins to support up to eight devices on a single bus and features an open-drain bidirectional SDA line requiring external pull-up.
Its internal architecture organizes memory as 32 pages of 8 bytes each, enabling partial page writes and supporting byte-write and page-write modes with self-timed 5 ms max write cycles. The WP pin enables hardware-level upper-half array protection when tied to VCC.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 2 Kbit (256 × 8), organized as 32 pages × 8 bytes - enables compact firmware parameter storage without external address latches. |
| Supply Voltage Range | 2.7V to 5.5V - supports direct interfacing with 3.3V and 5V microcontrollers without level-shifting. |
| I²C Clock Rate | Up to 400 kHz at 2.7V+ - allows high-speed configuration updates while maintaining compatibility with legacy 100 kHz systems. |
| Write Endurance | 1,000,000 cycles - ensures reliable operation in systems requiring frequent calibration or event logging. |
| Data Retention | 100 years at +25°C - guarantees long-term integrity of stored settings across product lifetime. |
| Operating Temperature | −40°C to +85°C - qualified for industrial and automotive under-hood environments. |
| Page Write Size | 8 bytes per page - reduces bus transactions during multi-byte writes and minimizes write cycle overhead. |
| Standby Current | 1.6 µA typical at 2.7V - enables ultra-low-power operation in battery-backed or energy-harvesting systems. |
Pinout & Package
AT24C02AN-10SI-2.7-T is supplied in an 8-lead JEDEC SOIC (8S1) package: 0.150" wide, gull-wing leads, body size 4.9 mm × 3.9 mm, pitch 1.27 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Device Address Input | Hardwired address bit; sets LSB of 3-bit device address for multi-device bus configuration (0 = GND, 1 = VCC). |
| A1 | Device Address Input | Hardwired address bit; sets middle bit of 3-bit device address (0 = GND, 1 = VCC). |
| A2 | Device Address Input | Hardwired address bit; sets MSB of 3-bit device address (0 = GND, 1 = VCC). |
| GND | Ground Reference | Return path for all internal circuitry and I²C bus reference; must be connected to system ground plane. |
| VCC | Power Supply | Primary supply input (2.7–5.5V); powers EEPROM core and I/O buffers; requires local 0.1 µF decoupling. |
| WP | Write Protect Control | Hardware lock: tied to GND for full read/write access; tied to VCC to protect upper 1Kbit (addresses 0x80–0xFF) from writes. |
| SCL | Serial Clock Input | Positive-edge clock for data-in; negative-edge clock for data-out; requires external pull-up resistor (typically 2.2–10 kΩ). |
| SDA | Serial Data I/O | Bidirectional open-drain line; shared across multiple I²C devices; requires same external pull-up as SCL. |
Key Features
| Feature | Design Value |
|---|---|
| Hardware Write Protection | WP pin enables selective locking of upper 1Kbit memory block - prevents accidental overwrites of critical configuration data during firmware updates. |
| Noise-Suppressed Inputs | Schmitt-triggered, filtered SDA/SCL inputs - reject >50 ns glitches and ensure robust operation in electrically noisy industrial enclosures. |
| Partial Page Writes | Allows writing 1–8 bytes within a page without erasing adjacent locations - simplifies incremental data updates and avoids unnecessary wear on unused bytes. |
| Self-Timed Write Cycle | Internal 5 ms max write completion - eliminates need for host polling delay; ACK polling via repeated START + device address confirms completion. |
| Low-Voltage Operation | Guaranteed functionality down to 2.7V - supports brown-out tolerant designs and extends battery life in portable instrumentation. |
Applications
| Industrial PLC Configuration Storage | Automotive Body Control Module (BCM) |
|---|---|
Use Scenario: Storing user-defined I/O mapping, scaling factors, and alarm thresholds in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile parameter register accessed via I²C during boot and runtime reconfiguration. Use Value: Enables field-upgradable settings without firmware reflashing; 1M endurance supports daily recalibration in maintenance cycles. | Use Scenario: Retaining seat position memory, mirror angle presets, and lighting profiles across ignition cycles. IC Role / Device Role / Timing Role: Persistent storage node on vehicle chassis I²C bus, powered from always-on 3.3V rail. Use Value: −40°C to +85°C rating ensures reliability in under-dash environments; WP pin prevents corruption during ECU reset sequences. |
| Medical Infusion Pump Calibration | Smart Energy Meter Firmware Parameters |
Use Scenario: Holding flow-rate calibration coefficients, motor step compensation tables, and safety limit values. IC Role / Device Role / Timing Role: Secure configuration vault accessed only by trusted MCU during startup and service mode. Use Value: 100-year data retention meets regulatory requirements for device lifetime; hardware WP blocks unauthorized writes during field servicing. | Use Scenario: Storing tariff schedules, meter ID, phase calibration offsets, and tamper-event logs. IC Role / Device Role / Timing Role: Tamper-resistant nonvolatile memory on utility-grade meter SoC I²C bus. Use Value: Lead-free/halogen-free packaging complies with RoHS; 2.7V operation ensures compatibility with supercapacitor backup power during outages. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M24C02-RMN6TP | STMicroelectronics 2 Kbit EEPROM; identical 8-lead SOIC package; supports 1 MHz I²C at 2.5–5.5V; no WP pin - write protection implemented via software lock bits. | Lacks hardware WP; requires firmware-level access control; higher clock rate suits faster host MCUs. | Select when higher-speed I²C is needed and software-controlled protection suffices. |
| CAT24C02WI-GT3 | ON Semiconductor 2 Kbit EEPROM; same SOIC-8 package; 1.7–5.5V operation; includes dedicated WP pin; 400 kHz max clock at 2.7V+; 1M endurance and 100-year retention matched. | Pin-compatible and functionally equivalent; differs in qualification grade (industrial vs. automotive temp range). | Drop-in alternative where automotive qualification is not required; verified footprint and timing compatibility. |
Compared with M24C02-RMN6TP and CAT24C02WI-GT3, the AT24C02AN-10SI-2.7-T uniquely combines hardware WP with automotive-grade temperature rating and Atmel's proven reliability profile - making it preferred for safety-critical or field-deployed systems requiring guaranteed write-lock behavior.
Availability
AT24C02AN-10SI-2.7-T is available at Aetrix Electronics and suitable for industrial automation, automotive electronics, medical instrumentation, and smart metering applications requiring stable component supply, long-lifecycle support, and RoHS-compliant packaging.
Supply support for AT24C02AN-10SI-2.7-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global provider of microcontroller, analog, FPGA, and memory solutions, with leadership in embedded control and secure connectivity technologies.
The AT24C02A family was designed specifically for reliable, low-power, two-wire serial data storage in space-constrained industrial and automotive systems - emphasizing write endurance, data retention, and noise-immune bus operation.
FAQ
What is the maximum I²C clock frequency supported by the AT24C02AN-10SI-2.7-T?
The AT24C02AN-10SI-2.7-T supports up to 400 kHz I²C clock frequency when operated at 2.7V or higher. At 1.8V operation (not applicable to this -2.7 variant), the maximum is 100 kHz. This 400 kHz capability enables efficient bulk writes while remaining compatible with standard I²C timing budgets defined in the specification.
How does the WP pin function on the AT24C02AN-10SI-2.7-T?
On the AT24C02AN-10SI-2.7-T, the WP (Write Protect) pin provides hardware-level memory protection. When WP is tied to GND, full read/write access is enabled. When WP is tied to VCC, writes to the upper half of memory (addresses 0x80–0xFF, i.e., 1Kbit) are blocked - preserving critical configuration data even during unintended firmware writes.
Is the AT24C02AN-10SI-2.7-T pin-compatible with other 2 Kbit I²C EEPROMs in SOIC-8 packages?
Yes, the AT24C02AN-10SI-2.7-T uses the industry-standard 8-lead JEDEC SOIC (8S1) footprint and matches the pinout of most 2 Kbit I²C EEPROMs including CAT24C02WI-GT3 and ST's M24C02-RMN6TP. However, functional equivalence (e.g., WP behavior, timing, voltage ranges) must be verified per application - the AT24C02AN-10SI-2.7-T specifically implements hardware upper-half array protection.
What is the write endurance and data retention specification for the AT24C02AN-10SI-2.7-T?
The AT24C02AN-10SI-2.7-T is rated for 1,000,000 write cycles and guarantees 100 years of data retention at +25°C. These specifications are validated per JEDEC standards and apply across its full operating temperature range (−40°C to +85°C), ensuring long-term reliability in demanding embedded deployments.
Does the AT24C02AN-10SI-2.7-T require external pull-up resistors on SDA and SCL lines?
Yes, the AT24C02AN-10SI-2.7-T requires external pull-up resistors on both SDA and SCL lines because its I/O buffers use open-drain outputs. Typical values range from 2.2 kΩ to 10 kΩ depending on bus capacitance and desired rise time; 4.7 kΩ is commonly used for standard-speed (100 kHz) and fast-mode (400 kHz) I²C buses.
AT24C02AN-10SI-2.7-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 2Kbit
- Memory Organization:
- 256 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT24C02AN-10SI-2.7-T FAQ
1.How can I place an order for AT24C02AN-10SI-2.7-T through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C02AN-10SI-2.7-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C02AN-10SI-2.7-T reliable?
The price and inventory of AT24C02AN-10SI-2.7-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C02AN-10SI-2.7-T is usually 5 days.
3.What payment methods are accepted for AT24C02AN-10SI-2.7-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C02AN-10SI-2.7-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C02AN-10SI-2.7-T?
AT24C02AN-10SI-2.7-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C02AN-10SI-2.7-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C02AN-10SI-2.7-T?
For technical support, including AT24C02AN-10SI-2.7-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C02AN-10SI-2.7-T requirements.
6.How does Aetrix verify that AT24C02AN-10SI-2.7-T is sourced from the original manufacturer or authorized distributors?
All AT24C02AN-10SI-2.7-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C02AN-10SI-2.7-T meets industry standards.
7.What is the process for return or replacement of AT24C02AN-10SI-2.7-T?
All AT24C02AN-10SI-2.7-T units undergo pre-shipment inspection (PSI). If there is an issue with AT24C02AN-10SI-2.7-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C02AN-10SI-2.7-T part is unused and in its original packaging.
Return procedure for AT24C02AN-10SI-2.7-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C02AN-10SI-2.7-T Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
