Microchip Technology AT24C02C-STUM-T
- Part No.:
- AT24C02C-STUM-T
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- SOT-23-5 Thin, TSOT-23-5
- Datasheet:
-
AT24C02C-STUM-T.pdf
- Description:
- IC EEPROM 2KBIT I2C 1MHZ SOT23-5
- Quantity:
- Payment:

- Shipping:

Inventory:9,246
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C02C-STUM-T from Microchip Technology is a 2-Kbit I²C-compatible serial EEPROM organized as 256 × 8 bits, operating from 1.7V to 5.5V with industrial temperature range (−40°C to +85°C), supporting Standard (100 kHz), Fast (400 kHz), and Fast Mode Plus (1 MHz) I²C protocols, and used for nonvolatile parameter storage in embedded control systems, sensor calibration modules, and power management units.
For engineers reviewing the AT24C02C-STUM-T datasheet, AT24C02C-STUM-T pinout, AT24C02C-STUM-T application, or AT24C02C-STUM-T equivalent, key selection criteria include write-protection capability via dedicated WP pin, 8-byte page write mode with ≤5 ms self-timed write cycle, ultra-low standby current (≤6 μA at 5.5V), and compatibility with multi-device I²C bus configurations using A0/A1/A2 address inputs.
Technical Context
The AT24C02C-STUM-T implements a two-wire I²C slave interface with Schmitt-triggered, noise-filtered SDA and SCL inputs, supporting bidirectional data transfer with ACK/NACK handshaking and strict timing compliance across all supported modes. It features hardware write protection via dedicated WP pin and internal pull-downs on A0/A1/A2 pins when unconnected.
Memory is organized into 32 pages of 8 bytes each, enabling partial page writes and supporting random/sequential read operations. The device includes Power-on Reset (POR) circuitry with 100 µs tPUP delay and operates with VCC monotonic ramp rate ≤0.1 V/µs to ensure reliable initialization.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 2 Kbit (256 × 8 bits), sufficient for storing configuration registers, calibration coefficients, or boot parameters in space-constrained designs |
| Supply Voltage | 1.7V to 5.5V - enables direct interfacing with 1.8V, 3.3V, and 5V microcontrollers without level shifting |
| I²C Speed Modes | 100 kHz (Std), 400 kHz (Fast), 1 MHz (FM+) - supports high-throughput firmware updates and real-time parameter logging |
| Write Cycle Time | ≤5 ms max - enables deterministic timeout handling in host firmware without polling overhead |
| Endurance & Retention | 1,000,000 write cycles / 100 years data retention - suitable for field-updatable systems requiring long service life |
| Standby Current | ≤6 μA at 5.5V - critical for battery-powered IoT nodes and energy-harvesting applications |
| Operating Temp | −40°C to +85°C - qualified for industrial automation, automotive body electronics, and outdoor equipment |
Pinout & Package
AT24C02C-STUM-T is packaged in an 8-pad UDFN (2 mm × 3 mm, 0.5 mm pitch) with wettable flanks, optimized for automated optical inspection (AOI) and high-density PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Device Address Input | Hardware-selectable bit for multi-device I²C addressing; internally pulled down if floating - must be tied to known logic state for deterministic bus operation |
| A1 | Device Address Input | Second hardware address bit; enables up to eight AT24C02C-STUM-T devices on same bus when combined with A0/A2 |
| A2 | Device Address Input | Third hardware address bit; allows full 3-bit address expansion (0–7) for scalable system memory architecture |
| GND | Ground Reference | System ground connection; required for stable biasing of internal voltage references and noise immunity |
| SDA | Serial Data Line | Open-drain bidirectional I²C data line; requires external pull-up resistor (≤10 kΩ); supports wire-OR with other open-drain devices |
| SCL | Serial Clock Line | Input-only I²C clock line; must be pulled high externally; defines timing for data sampling (rising edge) and output (falling edge) |
| WP | Write-Protect Control | Active-high hardware lock: tied to VCC disables all writes to entire memory array - prevents accidental corruption during power transitions or firmware faults |
| VCC | Power Supply | Primary supply input (1.7–5.5V); powers internal charge pump for EEPROM programming; requires local 0.1 µF decoupling |
Key Features
| Feature | Design Value |
|---|---|
| Page Write Mode | 8-byte burst writes reduce I²C transaction count by up to 8× vs. byte writes - improves bus efficiency in high-frequency update scenarios |
| Noise-Resilient Interface | Schmitt-triggered inputs with spike suppression filters tolerate >100 ns noise pulses - eliminates false triggers in electrically noisy industrial environments |
| Hardware Write Protection | Dedicated WP pin provides fail-safe, zero-software-overhead memory locking - essential for safety-critical boot configuration storage |
| Low-Voltage Operation | 1.7V minimum VCC enables direct integration with ultra-low-power MCUs (e.g., ARM Cortex-M0+ at 1.8V) without regulator overhead |
| Green Packaging | RoHS-compliant, halide-free UDFN package meets IPC/JEDEC J-STD-020 moisture sensitivity level 1 (MSL1) - supports lead-free reflow without baking |
Applications
| Industrial Sensor Node | Smart Metering Module |
|---|---|
Use Scenario: Storing calibrated offset/gain values and runtime event logs in wireless temperature/humidity sensors deployed in factory floors. IC Role / Device Role / Timing Role: Nonvolatile configuration storage with infrequent writes (<100/day) and frequent reads; retains data across cold starts and brownouts. Use Value: Eliminates need for external backup capacitors or supercapacitors due to 1.7V operation and <6 μA standby current - extends battery life to >10 years. | Use Scenario: Holding tariff tables, metering constants, and tamper-event timestamps in residential electricity meters with regulatory data integrity requirements. IC Role / Device Role / Timing Role: Secure parameter repository with hardware write-lock (WP pin tied to MCU-controlled GPIO) to prevent unauthorized firmware or billing data modification. Use Value: 1M write endurance and 100-year retention meet ANSI C12.1 and IEC 62056 standards for metrology-grade data persistence. |
| Automotive Body Controller | Medical Diagnostic Device |
Use Scenario: Saving user preferences (mirror position, seat settings) and diagnostic trouble codes (DTCs) in 12V vehicle body control modules. IC Role / Device Role / Timing Role: Robust I²C slave with −40°C to +85°C rating and 4 kV ESD protection - withstands automotive load-dump transients and under-hood thermal cycling. Use Value: Direct 5V operation interfaces natively with LIN-to-CAN gateway MCUs; WP pin prevents DTC overwrites during CAN bus fault conditions. | Use Scenario: Storing calibration coefficients for analog front-end ADCs and audit trails for FDA 21 CFR Part 11 compliance in portable ultrasound probes. IC Role / Device Role / Timing Role: Tamper-evident configuration store with deterministic 5 ms write cycle - enables precise timestamping of calibration events and firmware updates. Use Value: Page-write capability reduces I²C bus occupancy during multi-parameter calibration sequences, improving real-time responsiveness of time-critical imaging pipelines. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24C02D-STUM-T | Successor generation with identical pinout, enhanced ESD (>6 kV), and extended VCC range (1.6V–5.5V); same 2-Kbit density and UDFN-8 package | Required for new designs targeting AEC-Q200 stress testing or higher noise immunity in medical/automotive systems | Select AT24C02D-STUM-T for future-proofing where qualification margin or lower-voltage operation below 1.7V is needed. |
| M24C02-RMN6TP | STMicroelectronics 2-Kbit I²C EEPROM in 8-lead TSSOP; supports 1 MHz FM+ but lacks WP pin - write protection implemented only via software address locking | Suitable for cost-sensitive consumer applications where hardware-level write lock is not mandated by safety standards | Choose M24C02-RMN6TP only when board layout accommodates TSSOP and system firmware can guarantee safe write sequencing without hardware lock. |
Compared with AT24C02D-STUM-T, the AT24C02C-STUM-T offers proven field reliability but lacks enhanced ESD and sub-1.7V operation; versus M24C02-RMN6TP, it provides superior system-level robustness via dedicated WP pin and stricter industrial temp qualification - making it preferred for safety- or mission-critical deployments.
Availability
AT24C02C-STUM-T is available at Aetrix Electronics and suitable for industrial sensor nodes, smart metering modules, and automotive body controllers requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for AT24C02C-STUM-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and memory solutions, with ISO 9001-certified manufacturing and design centers worldwide.
The AT24C02C-STUM-T belongs to Microchip's legacy serial EEPROM product line, engineered for low-power, high-reliability nonvolatile storage in resource-constrained embedded systems across industrial, automotive, and medical markets.
FAQ
What is the maximum I²C clock frequency supported by the AT24C02C-STUM-T?
The AT24C02C-STUM-T supports three I²C speed modes: Standard mode up to 100 kHz (1.7V–5.5V), Fast mode up to 400 kHz (1.7V–5.5V), and Fast Mode Plus up to 1 MHz (2.5V–5.5V). The actual achievable frequency depends on VCC level and bus capacitance - for 1 MHz operation, VCC must be ≥2.5V and total SDA capacitance must be ≤100 pF per Microchip's DS20006111A specification.
Does the AT24C02C-STUM-T require external pull-up resistors on SDA and SCL lines?
Yes, the AT24C02C-STUM-T requires external pull-up resistors on both SDA and SCL lines because its SDA pin is open-drain and SCL is an input-only pin. Microchip specifies maximum pull-up resistance of 10 kΩ for 100 kHz, 4 kΩ for 400 kHz, and 1.3 kΩ for 1 MHz operation - values must be selected based on bus capacitance and desired rise time to meet AC timing requirements in DS20006111A.
How does the write-protect (WP) pin function on the AT24C02C-STUM-T?
The WP pin on the AT24C02C-STUM-T is an active-high hardware lock: when tied to VCC, it inhibits all write operations to the entire memory array; when grounded, normal writes are enabled. If left floating, the pin is internally pulled down to GND, enabling writes - but Microchip recommends hardwiring WP to a known state to prevent noise-induced corruption during transient conditions.
What is the memory organization of the AT24C02C-STUM-T and how does it affect page writes?
The AT24C02C-STUM-T organizes its 2-Kbit memory as 32 pages of 8 bytes each. This structure enables 8-byte page write mode, where up to 8 sequential bytes can be written in a single I²C transaction - significantly reducing bus overhead compared to byte-by-byte writes. Partial page writes are allowed, but crossing page boundaries requires separate write commands to avoid automatic wraparound to the start of the next page.
Is the AT24C02C-STUM-T compatible with the AT24C02D-STUM-T in terms of footprint and software?
Yes, the AT24C02C-STUM-T and AT24C02D-STUM-T share identical 8-pad UDFN package dimensions, pinout, and I²C command set - enabling drop-in replacement in existing designs. However, the AT24C02D-STUM-T adds enhanced ESD protection (>6 kV) and extends minimum VCC to 1.6V, so firmware relying on strict 1.7V startup behavior should verify compatibility before substitution.
AT24C02C-STUM-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- SOT-23-5 Thin, TSOT-23-5
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 2Kbit
- Memory Organization:
- 256 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 550 ns
- Voltage - Supply:
- 1.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-5
AT24C02C-STUM-T FAQ
1.How can I place an order for AT24C02C-STUM-T through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C02C-STUM-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C02C-STUM-T reliable?
The price and inventory of AT24C02C-STUM-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C02C-STUM-T is usually 5 days.
3.What payment methods are accepted for AT24C02C-STUM-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C02C-STUM-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C02C-STUM-T?
AT24C02C-STUM-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C02C-STUM-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C02C-STUM-T?
For technical support, including AT24C02C-STUM-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C02C-STUM-T requirements.
6.How does Aetrix verify that AT24C02C-STUM-T is sourced from the original manufacturer or authorized distributors?
All AT24C02C-STUM-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C02C-STUM-T meets industry standards.
7.What is the process for return or replacement of AT24C02C-STUM-T?
All AT24C02C-STUM-T units undergo pre-shipment inspection (PSI). If there is an issue with AT24C02C-STUM-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C02C-STUM-T part is unused and in its original packaging.
Return procedure for AT24C02C-STUM-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C02C-STUM-T Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
