Microchip Technology AT24C02N-10SI
- Part No.:
- AT24C02N-10SI
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT24C02N-10SI.pdf
- Description:
- IC EEPROM 2KBIT I2C 400KHZ 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,525
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C02N-10SI from Microchip Technology (formerly Atmel) is a 2 Kbit (256 × 8) I²C-compatible serial EEPROM with 2.7V to 5.5V supply operation, 100 kHz clock frequency at 2.7V, 8-byte page write capability, and industrial temperature range (–40°C to +85°C). It serves as nonvolatile configuration storage in microcontroller-based systems requiring low-power, space-constrained data retention.
For engineers reviewing the AT24C02N-10SI datasheet, AT24C02N-10SI pinout, AT24C02N-10SI application, or AT24C02N-10SI equivalent, key selection criteria include its 2.7V minimum VCC, 10 ms max write cycle time, hardware write protection via WP pin, and JEDEC SOIC-8 package compatibility with legacy board layouts.
Technical Context
The AT24C02N-10SI implements a two-wire (I²C) serial interface with open-drain SDA and Schmitt-triggered SCL inputs for noise immunity. Its internal memory is organized as 32 pages of 8 bytes each, requiring an 8-bit word address for random access.
Device addressing uses hardwired A0–A2 pins (all active for AT24C02), enabling up to eight devices on one bus. Write protection is controlled by the WP pin: grounded for full read/write access, tied to VCC to lock the entire 2K array.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 2 Kbit (256 words × 8 bits); sufficient for firmware calibration tables or device ID storage in embedded nodes. |
| Supply Voltage Range | 2.7V to 5.5V; supports direct interfacing with 3.3V and 5V microcontrollers without level shifting. |
| I²C Clock Frequency | 100 kHz at 2.7V; ensures reliable timing margin in noisy industrial environments with long trace runs. |
| Write Cycle Time | Max 10 ms; defines minimum interval between successive byte/page writes during firmware update sequences. |
| Endurance & Retention | 1 million write cycles / 100 years data retention; validated for lifetime logging in metering or sensor edge devices. |
| Operating Temperature | –40°C to +85°C; qualified for deployment in automotive body control modules and industrial PLC I/O cards. |
| Package | 8-lead JEDEC SOIC (8S1); 3.9 mm × 4.9 mm footprint compatible with standard reflow profiles and automated assembly. |
Pinout & Package
AT24C02N-10SI is housed in an 8-lead JEDEC SOIC package (package code 8S1), measuring 3.9 mm × 4.9 mm × 1.75 mm, with gull-wing leads and 1.27 mm pitch. Pin 1 is marked by a beveled corner or dot.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Device Address Input | Hardwired LSB of 3-bit device address; enables multi-drop I²C bus configuration with up to eight AT24C02N-10SI units. |
| A1 | Device Address Input | Mid-bit of device address; must match PCB trace routing to GND/VCC to select unique I²C slave address. |
| A2 | Device Address Input | MSB of device address; determines base I²C address (0x50–0x57) when combined with A1/A0 logic levels. |
| GND | Ground Reference | Return path for all internal circuitry; requires low-impedance connection to system ground plane to minimize noise coupling. |
| VCC | Power Supply | Primary power input (2.7–5.5V); bypass capacitor (0.1 µF ceramic) required within 5 mm for stable I²C communication. |
| WP | Write Protect Control | Hardware lock: tied to VCC to disable all writes (full 2K array protected); grounded for normal read/write operations. |
| SCL | Serial Clock Input | Master-generated clock signal with Schmitt-trigger input; defines timing for data sampling and ACK generation. |
| SDA | Serial Data I/O | Open-drain bidirectional bus line; requires external pull-up resistor (typically 2.2–10 kΩ) to VCC for proper I²C signaling. |
Key Features
| Feature | Design Value |
|---|---|
| Low-voltage operation (2.7V–5.5V) | Enables direct integration into battery-powered IoT sensors and 3.3V FPGA configuration circuits without voltage translation. |
| 8-byte page write mode | Reduces firmware update time by up to 7× vs. byte-write for consecutive addresses; minimizes host MCU I²C transaction overhead. |
| Schmitt-trigger SCL/SDA inputs | Rejects >100 ns noise spikes on I²C lines, eliminating false clock/data transitions in electrically harsh factory-floor environments. |
| Hardware write protection (WP pin) | Prevents accidental overwrites during power brownouts or software glitches-critical for preserving calibration constants in medical devices. |
| 100-year data retention | Guarantees stored parameters remain valid across product lifecycle without refresh, satisfying long-term reliability requirements in infrastructure equipment. |
Applications
| Smart Energy Metering | Industrial PLC I/O Modules |
|---|---|
|
Use Scenario: Storing tariff schedules, meter calibration coefficients, and tamper-event logs in DIN-rail mounted electricity meters. IC Role / Device Role / Timing Role: Nonvolatile configuration register providing persistent parameter storage independent of main power rail. Use Value: Enables field-upgradable meter firmware while retaining legally mandated calibration data across 10+ year service life. |
Use Scenario: Holding module identification, channel scaling factors, and diagnostic history in modular analog input/output cards. IC Role / Device Role / Timing Role: System-level configuration memory accessed during cold start to initialize ADC/DAC reference points. Use Value: Eliminates manual DIP-switch configuration; allows plug-and-play replacement of I/O modules without host controller reprogramming. |
| Automotive Body Control Units | Medical Infusion Pumps |
|
Use Scenario: Saving seat/mirror position presets, lighting profiles, and fault codes in vehicle door modules and junction boxes. IC Role / Device Role / Timing Role: EEPROM-backed user preference store with guaranteed write integrity during ignition cycling. Use Value: Supports ASIL-B relevant data persistence without requiring safety MCU intervention or external watchdog supervision. |
Use Scenario: Archiving drug library parameters, dose limits, and usage audit trails in portable infusion pumps with battery backup. IC Role / Device Role / Timing Role: Regulatory-compliant nonvolatile memory for critical therapy settings and event logs. Use Value: Meets IEC 62304 Class C software requirements for data integrity, including 1M-cycle endurance under frequent recalibration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24C02D-SSHM-T | Same 2K capacity and SOIC-8 package, but rated for 1.7V–5.5V operation and features enhanced ESD protection (4 kV HBM). | Preferred for ultra-low-power wearable designs where 1.7V operation extends battery runtime beyond AT24C02N-10SI's 2.7V floor. | Select AT24C02D-SSHM-T only if sub-2.7V supply or higher ESD robustness is required; otherwise, AT24C02N-10SI offers better cost/performance balance for industrial use. |
| M24C02-RMN6TP | 2K I²C EEPROM in identical SOIC-8 package, but specified for 1.8V–5.5V and supports 400 kHz at 1.8V (vs. 100 kHz for AT24C02N-10SI at 2.7V). | Better suited for high-speed data logging in portable test equipment where faster I²C throughput reduces host CPU polling load. | Choose M24C02-RMN6TP when 400 kHz operation below 2.7V is mandatory; AT24C02N-10SI remains optimal for cost-sensitive, noise-immune industrial control. |
Compared with AT24C02N-10SI, AT24C02D-SSHM-T extends voltage range downward and improves ESD tolerance, while M24C02-RMN6TP enables higher-speed I²C at lower voltages-neither is pin-compatible drop-in replacements, but both serve overlapping configuration-storage roles with distinct electrical trade-offs.
Availability
AT24C02N-10SI is available at Aetrix Electronics and suitable for smart energy metering, industrial PLC I/O modules, automotive body control units, and medical infusion pumps requiring stable component supply across extended product lifecycles.
Supply support for AT24C02N-10SI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full technical and manufacturing continuity for the AT24Cxx EEPROM family, delivering high-reliability nonvolatile memory solutions since 1980.
The AT24C02N-10SI belongs to Microchip's serial EEPROM product line, engineered specifically for robust, low-power configuration storage in industrial, automotive, and medical systems where data integrity and long-term retention are mission-critical.
FAQ
What is the maximum clock frequency supported by AT24C02N-10SI at 2.7V?
The AT24C02N-10SI supports a maximum I²C clock frequency of 100 kHz when operating at 2.7V. This is explicitly specified in the AC Characteristics table of the official datasheet and reflects timing margins optimized for noise immunity in industrial voltage domains. Higher frequencies (e.g., 400 kHz) require ≥4.5V VCC per the device's voltage-grade binning.
Does AT24C02N-10SI support partial page writes?
Yes, AT24C02N-10SI supports partial page writes: up to eight consecutive bytes can be written in a single page-write transaction, starting at any address aligned within the same 8-byte page boundary. The internal address counter increments automatically, and crossing the page boundary wraps to the start of the same page-enabling efficient burst updates without host-side address management.
How does the WP pin function on AT24C02N-10SI?
On AT24C02N-10SI, the WP (Write Protect) pin provides hardware-level write inhibition. When WP is tied to VCC, the entire 2K memory array is locked against write operations-including byte, page, and erase commands-while reads remain fully functional. Grounding WP restores full read/write capability. This behavior is electrically enforced and requires no firmware intervention.
What package type is used for AT24C02N-10SI?
AT24C02N-10SI uses an 8-lead JEDEC SOIC package (package code 8S1), with 3.9 mm × 4.9 mm body dimensions, 1.27 mm lead pitch, and gull-wing surface-mount leads. This package is RoHS-compliant, reflow-solderable, and mechanically identical to industry-standard SOIC-8 footprints used across decades of industrial PCB designs.
Is AT24C02N-10SI qualified for automotive applications?
AT24C02N-10SI is rated for industrial temperature range (–40°C to +85°C) and is widely deployed in automotive body electronics such as door modules and lighting controllers. While not AEC-Q100 certified as a standalone component, its qualification aligns with many Tier-1 subsystem requirements where EEPROM functionality is part of a broader qualified module design.
AT24C02N-10SI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 2Kbit
- Memory Organization:
- 256 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT24C02N-10SI FAQ
1.How can I place an order for AT24C02N-10SI through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C02N-10SI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C02N-10SI reliable?
The price and inventory of AT24C02N-10SI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C02N-10SI is usually 5 days.
3.What payment methods are accepted for AT24C02N-10SI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C02N-10SI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C02N-10SI?
AT24C02N-10SI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C02N-10SI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C02N-10SI?
For technical support, including AT24C02N-10SI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C02N-10SI requirements.
6.How does Aetrix verify that AT24C02N-10SI is sourced from the original manufacturer or authorized distributors?
All AT24C02N-10SI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C02N-10SI meets industry standards.
7.What is the process for return or replacement of AT24C02N-10SI?
All AT24C02N-10SI units undergo pre-shipment inspection (PSI). If there is an issue with AT24C02N-10SI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C02N-10SI part is unused and in its original packaging.
Return procedure for AT24C02N-10SI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C02N-10SI Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
