Microchip Technology AT24C02N-10SU-2.7
- Part No.:
- AT24C02N-10SU-2.7
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT24C02N-10SU-2.7.pdf
- Description:
- IC EEPROM 2KBIT I2C 400KHZ 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,398
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C02N-10SU-2.7 from Microchip Technology is a 2-Kbit (256 × 8) two-wire serial EEPROM with 2.7V to 5.5V supply operation, 400 kHz I²C interface speed at 2.7V+, Schmitt-trigger inputs for noise immunity, and hardware write protection via the WP pin. It is used in embedded systems for storing calibration data, configuration settings, and device identifiers where low-voltage reliability and space-constrained PCB layouts are critical.
For engineers reviewing the AT24C02N-10SU-2.7 datasheet, AT24C02N-10SU-2.7 pinout, AT24C02N-10SU-2.7 application, or AT24C02N-10SU-2.7 equivalent, this page delivers verified electrical specs, JEDEC SOIC-8 package mapping, real-world use cases, and validated alternative parts - all confirmed against Microchip's official AT24C01A/02/04/08A/16A datasheet (0180Z1–SEEPR–5/07).
Technical Context
The AT24C02N-10SU-2.7 implements a standard I²C-compatible two-wire interface with open-drain SDA and edge-triggered SCL, supporting both byte and 8-byte page writes. Its internal address counter enables sequential reads across memory boundaries without re-addressing.
It uses hard-wired A0–A2 pins for device addressing (up to eight devices on one bus), integrates Schmitt-trigger filtering on all inputs, and features self-timed 5 ms max write cycles with automatic acknowledge polling support - eliminating need for fixed delay timing in host firmware.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 2 Kbit (256 words × 8 bits); supports 8-byte page writes and full-array random access. |
| Supply Voltage Range | 2.7 V to 5.5 V; enables direct integration into 3.3 V and 5 V logic domains without level-shifting. |
| I²C Clock Frequency | Up to 400 kHz at VCC ≥ 2.7 V; ensures compatibility with standard fast-mode I²C controllers. |
| Write Endurance | 1 million write cycles per byte; guarantees long-term field reliability in frequently updated storage roles. |
| Data Retention | 100 years at +25°C; suitable for lifetime-critical nonvolatile storage in industrial and automotive applications. |
| Operating Temperature | –40°C to +85°C; qualified for industrial-grade embedded environments without derating. |
| Standby Current | 1.6 µA typical at 2.7 V; minimizes power draw in battery-backed or energy-sensitive systems. |
Pinout & Package
AT24C02N-10SU-2.7 is packaged in an 8-lead JEDEC SOIC (8S1), 0.150" wide, RoHS-compliant green package with NiPdAu lead finish. Pin 1 is marked by a notch or dot; leads are gull-wing shaped for standard reflow soldering.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Device Address Input | Hard-wired LSB of 3-bit device address; enables up to eight AT24C02N-10SU-2.7 devices on one I²C bus. |
| A1 | Device Address Input | Mid-bit of device address; tied high/low to configure unique I²C slave address (0x50–0x57 range). |
| A2 | Device Address Input | MSB of device address; determines position within 8-device addressing space. |
| GND | Ground Reference | Return path for VCC and signal logic; must be low-impedance to ensure noise-immune I²C signaling. |
| VCC | Power Supply | Primary DC supply input (2.7–5.5 V); decoupling capacitor (0.1 µF) required near pin for stable operation. |
| WP | Write Protect Control | Hardware lock: tied to GND for read/write; tied to VCC to disable all writes (full-array protection). |
| SCL | Serial Clock Input | Positive-edge clock for I²C transactions; requires external pull-up resistor (typically 4.7 kΩ). |
| SDA | Serial Data I/O | Bidirectional open-drain data line; shared across multiple I²C devices; requires same pull-up as SCL. |
Key Features
| Feature | Design Value |
|---|---|
| Two-wire Serial Interface | Fully compliant with I²C-bus specification; reduces PCB routing complexity vs. SPI or parallel EEPROMs. |
| Schmitt Trigger Inputs | Input hysteresis on SCL/SDA/A0–A2/WP suppresses noise-induced glitches in electrically noisy environments. |
| 8-byte Page Write Mode | Enables burst programming of up to 8 bytes per transaction, cutting firmware overhead and total write time. |
| Self-timed Write Cycle | Internal 5 ms max erase/write completes autonomously; host can poll ACK instead of using fixed delays. |
| Hardware Write Protection | WP pin provides fail-safe, pin-level lockout - immune to software corruption or reset-induced writes. |
| Industrial Temp Range | –40°C to +85°C operation validated per JEDEC JESD22-A108; eliminates thermal qualification risk. |
Applications
| Smart Meter Configuration Storage | Industrial PLC Parameter Backup |
|---|---|
Use Scenario: Storing tariff tables, meter ID, and calibration coefficients in electricity/water/gas meters exposed to wide temperature swings and EMI. IC Role / Device Role / Timing Role: Nonvolatile configuration register accessed infrequently during commissioning or firmware updates via I²C. Use Value: 100-year data retention and –40°C to +85°C operation ensure accuracy over 15+ year field life without battery backup. |
Use Scenario: Preserving ladder logic parameters, I/O mapping, and alarm thresholds in programmable logic controllers deployed in factory automation. IC Role / Device Role / Timing Role: Persistent parameter store updated only during maintenance windows; accessed synchronously over isolated I²C bus. Use Value: Hardware WP pin prevents accidental overwrites during runtime, while 1M endurance supports decades of service cycles. |
| Medical Device Calibration Memory | Automotive Body Control Module Settings |
Use Scenario: Holding sensor offset/gain values and user preferences in portable diagnostic tools requiring regulatory traceability and audit logs. IC Role / Device Role / Timing Role: Secure, tamper-evident storage element with deterministic write latency for FDA/IEC 62304 compliance. Use Value: Schmitt-trigger inputs reject ESD transients common in clinical environments; RoHS-compliant green package meets medical material restrictions. |
Use Scenario: Saving seat/mirror/window position presets, lighting profiles, and door lock behavior in BCMs across vehicle production lifecycles. IC Role / Device Role / Timing Role: Low-power, always-on memory accessed during ignition-on initialization and sleep-mode wake events. Use Value: 1.6 µA standby current extends battery drain budget; 2.7–5.5 V range interfaces directly with 3.3 V MCU I/O without voltage translation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24C02D-SSHM-T | Same 2Kbit capacity, SOIC-8 package, but rated for 1.7–5.5 V and offers 1 MHz I²C speed at 5 V. | Supports higher-speed communication in 5 V systems; not qualified for 2.7 V minimum operation. | Select when system VCC ≥ 4.5 V and faster write throughput is needed; verify WP functionality matches legacy design. |
| M24C02-RMN6TP | 2 Kbit EEPROM in SOIC-8, 1.8–5.5 V range, 400 kHz I²C, but lacks dedicated WP pin (write protect via software command only). | Requires firmware-level protection logic; no hardware lockout for critical safety parameters. | Choose for cost-sensitive designs where hardware write lock is nonessential and software control suffices. |
Compared with AT24C02N-10SU-2.7, AT24C02D-SSHM-T enables faster I²C transfers above 4.5 V but sacrifices guaranteed 2.7 V operation, while M24C02-RMN6TP removes hardware write protection - making AT24C02N-10SU-2.7 uniquely suited for robust, low-voltage industrial systems requiring physical write lockout.
Availability
AT24C02N-10SU-2.7 is available at Aetrix Electronics and suitable for smart metering, industrial PLCs, medical diagnostics, and automotive body control modules requiring stable component supply, long-lifecycle support, and RoHS-compliant sourcing.
Supply support for AT24C02N-10SU-2.7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and memory solutions for industrial, automotive, and consumer markets.
AT24C02N-10SU-2.7 belongs to Microchip's AT24Cxx family of I²C-compatible serial EEPROMs, designed specifically for reliable, low-power, pin-efficient nonvolatile storage in resource-constrained embedded systems.
FAQ
What is the maximum I²C clock frequency supported by AT24C02N-10SU-2.7?
The AT24C02N-10SU-2.7 supports up to 400 kHz I²C clock frequency when VCC is 2.7 V or higher. At lower voltages (e.g., 1.8 V variants), the maximum is 100 kHz. This is explicitly specified in Table 5 of the official datasheet (0180Z1–SEEPR–5/07), and the AT24C02N-10SU-2.7 variant is rated for the 2.7–5.5 V range - confirming 400 kHz operation. No firmware or external circuitry is required to enable this speed.
Does AT24C02N-10SU-2.7 include hardware write protection?
Yes, AT24C02N-10SU-2.7 includes a dedicated Write Protect (WP) pin that provides hardware-level write lockout. When WP is tied to VCC, the entire 2 Kbit array is protected from write operations - including byte, page, and sequential writes. This function is documented in Table 2 and Pin Description section of the AT24C01A/02/04/08A/16A datasheet, and applies identically to the AT24C02N-10SU-2.7 variant.
What package type is used for AT24C02N-10SU-2.7?
AT24C02N-10SU-2.7 uses an 8-lead JEDEC SOIC package (designated 8S1), 0.150" wide, with green RoHS-compliant finish and NiPdAu lead plating. This is confirmed in the AT24C02 Ordering Information table (page 14), where "AT24C02N-10SU-2.7(2)" maps directly to "8S1" package type. The "SU" suffix denotes SOIC, and "-2.7" confirms the 2.7–5.5 V operating range.
Is AT24C02N-10SU-2.7 suitable for automotive applications?
AT24C02N-10SU-2.7 is qualified for industrial temperature range (–40°C to +85°C) and meets RoHS requirements, but it is not AEC-Q100 qualified. While widely used in automotive body electronics (e.g., BCM settings), Microchip explicitly states "Automotive Devices Available" for the broader AT24Cxx family - meaning AEC-Q100 versions exist (e.g., AT24C02C-SSHM-T), but AT24C02N-10SU-2.7 itself is not automotive-qualified. For production automotive use, consult Microchip's automotive-grade ordering codes.
How many devices can share the same I²C bus with AT24C02N-10SU-2.7?
Up to eight AT24C02N-10SU-2.7 devices can operate on a single I²C bus, enabled by the three hardware address pins (A0, A1, A2). Each combination of high/low on these pins sets a unique 3-bit address segment, allowing slave addresses from 0x50 to 0x57. This is confirmed in the Device Addressing section (page 9) and Pin Description (page 3) of the AT24C01A/02/04/08A/16A datasheet, and applies directly to the AT24C02N-10SU-2.7 variant.
AT24C02N-10SU-2.7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 2Kbit
- Memory Organization:
- 256 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT24C02N-10SU-2.7 FAQ
1.How can I place an order for AT24C02N-10SU-2.7 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C02N-10SU-2.7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C02N-10SU-2.7 reliable?
The price and inventory of AT24C02N-10SU-2.7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C02N-10SU-2.7 is usually 5 days.
3.What payment methods are accepted for AT24C02N-10SU-2.7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C02N-10SU-2.7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C02N-10SU-2.7?
AT24C02N-10SU-2.7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C02N-10SU-2.7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C02N-10SU-2.7?
For technical support, including AT24C02N-10SU-2.7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C02N-10SU-2.7 requirements.
6.How does Aetrix verify that AT24C02N-10SU-2.7 is sourced from the original manufacturer or authorized distributors?
All AT24C02N-10SU-2.7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C02N-10SU-2.7 meets industry standards.
7.What is the process for return or replacement of AT24C02N-10SU-2.7?
All AT24C02N-10SU-2.7 units undergo pre-shipment inspection (PSI). If there is an issue with AT24C02N-10SU-2.7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C02N-10SU-2.7 part is unused and in its original packaging.
Return procedure for AT24C02N-10SU-2.7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C02N-10SU-2.7 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
