My Inquiry
My Account
Microchip Technology AT24C04AN-10SC-2.7
- Part No.:
- AT24C04AN-10SC-2.7
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT24C04AN-10SC-2.7.pdf
- Description:
- IC EEPROM 4KBIT I2C 400KHZ 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:4,270
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C04AN-10SC-2.7 from Microchip Technology (formerly Atmel) is a 4K-bit (512 × 8) I²C-compatible serial EEPROM with hardware write protection, low-voltage operation (2.7V to 5.5V), and 100 kHz maximum clock frequency. It features 16-byte page write capability, Schmitt-trigger inputs for noise immunity, and is packaged in an 8-pin JEDEC SOIC. It serves as nonvolatile configuration storage in embedded microcontroller systems requiring robust data retention.
For engineers reviewing the AT24C04AN-10SC-2.7 datasheet, AT24C04AN-10SC-2.7 pinout, AT24C04AN-10SC-2.7 application, or AT24C04AN-10SC-2.7 equivalent, key selection considerations include its 2.7V–5.5V supply range, 16-byte page write mode, WP pin hardware protection logic, endurance of 1 million write cycles, and compatibility with standard I²C bus timing at 100 kHz.
Technical Context
The AT24C04AN-10SC-2.7 implements a two-wire I²C interface with open-drain SDA and active-high SCL, supporting standard-mode (100 kHz) timing only under 2.7V–5.5V operation. Its internal memory is organized as 512 words of 8 bits, addressed via 9-bit word addressing with A2/A1 hardwired device address inputs and A0 as no-connect.
Write protection is controlled by the WP pin: when tied to VCC, the upper 2K-bit half of the array is write-protected; when grounded, full read/write access is enabled. The device enters self-timed write cycles (≤10 ms) after each byte or page write, during which all inputs are disabled and acknowledge polling is required to detect completion.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 4 Kbit (512 × 8), enabling storage of firmware calibration data or user settings without external parallel bus |
| Supply Voltage Range | 2.7V to 5.5V - supports direct interfacing with 3.3V and 5V microcontrollers without level-shifting |
| I²C Clock Frequency | 100 kHz max - ensures reliable communication on noisy industrial buses with standard pull-up resistors |
| Page Write Size | 16 bytes - reduces write transaction overhead versus byte-write, improving system-level update efficiency |
| Endurance | 1 million write cycles - suitable for applications requiring frequent parameter logging or counter updates |
| Data Retention | 100 years at +25°C - guarantees long-term integrity of stored configuration across product lifetime |
| Write Protect Logic | WP = VCC protects upper 2K-bit half; WP = GND enables full read/write - provides flexible hardware-based security partitioning |
Pinout & Package
AT24C04AN-10SC-2.7 is housed in an 8-pin JEDEC SOIC (package code 8S1), 0.150" wide, with gull-wing leads and standard 1.27 mm pitch. Pin 1 is marked by a beveled corner or dot.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | No Connect | Not bonded internally; must be left unconnected per datasheet - avoids unintended device addressing conflicts |
| A1 | Device Address Input | Hardwired input used with A2 to select one of four possible I²C addresses on shared bus |
| A2 | Device Address Input | Hardwired input enabling up to four AT24C04A devices on same I²C bus without address collision |
| GND | Ground Reference | Return path for VCC and signal logic; requires low-impedance connection to minimize noise coupling into SDA/SCL |
| VCC | Power Supply | Primary power rail (2.7–5.5V); decoupling capacitor (0.1 µF) required within 10 mm of pin for stable I²C operation |
| WP | Write Protect Control | Hardware-enforced lock: high = upper 2K-bit protected; low = full read/write access - no software dependency |
| SCL | Serial Clock Input | Positive-edge sampled clock; requires external pull-up; determines I²C timing compliance (100 kHz max at 2.7V) |
| SDA | Serial Data I/O | Bidirectional open-drain line; shared across multiple I²C devices; requires external pull-up resistor (typically 4.7 kΩ) |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt-trigger filtered inputs | Rejects >100 ns noise pulses on SCL/SDA, eliminating false clock/data transitions in electrically noisy environments |
| Partial page writes | Allows writing fewer than 16 bytes per transaction without overwriting adjacent data - simplifies incremental updates |
| Self-timed write cycle | Automatically manages erase/write sequence; eliminates need for fixed delay timers in host firmware |
| ESD protection >3000V | Withstands HBM ESD events common during board handling and assembly - reduces field failure risk |
| Standby current ≤4 µA at 2.7V | Minimizes battery drain in always-on IoT sensors or portable devices operating from coin cells |
Applications
| Industrial Sensor Calibration Storage | Consumer Appliance Configuration Memory |
|---|---|
Use Scenario: Storing factory-calibrated temperature offset values and linearization coefficients in smart pressure transmitters. IC Role / Device Role / Timing Role: Nonvolatile configuration register accessed during power-up initialization via I²C before sensor measurement begins. Use Value: Enables field-replaceable sensor modules to retain unique calibration data without reprogramming - reducing service downtime. |
Use Scenario: Holding user-selected wash cycle preferences (temperature, spin speed, delay start) in front-loading washing machines. IC Role / Device Role / Timing Role: Persistent parameter store updated only when settings change; read at boot and written on button press. Use Value: Survives AC power loss and retains settings across 10+ years - meeting IEC 60335 safety and usability requirements. |
| Medical Device Usage Log | Automotive Body Control Module Settings |
Use Scenario: Recording cumulative usage hours and error event timestamps in portable ultrasound probes. IC Role / Device Role / Timing Role: Incremental write target for diagnostic firmware; updated asynchronously during idle periods via I²C interrupt. Use Value: 1M write cycles support >270 years of daily logging at 10 writes/day - exceeding FDA 510(k) lifecycle expectations. |
Use Scenario: Storing seat position memory, mirror tilt angles, and lighting presets in premium vehicle door modules. IC Role / Device Role / Timing Role: Dual-supply tolerant EEPROM interfaced directly to 3.3V MCU; WP pin tied to ignition-controlled VCC for runtime write lock. Use Value: Hardware write protection prevents accidental overwrites during CAN bus firmware updates - ensuring ASIL-B functional safety compliance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M24C04-RMN6TP | 4K-bit, 1.7–5.5V supply, 400 kHz I²C, 8-pin TSSOP package | Higher speed and wider voltage range; lacks dedicated WP pin - requires software-based protection | Preferred where space-constrained PCBs demand TSSOP and faster writes are needed, but hardware write lock is not mandatory |
| CAT24C04WI-GT3 | 4K-bit, 1.7–5.5V, 400 kHz, 8-pin SOIC, integrated WP enable/disable control via I²C command | Software-configurable write protection replaces hardware WP pin; higher standby current (1 µA typical vs. 1.6 µA) | Chosen when dynamic protection state switching (e.g., during firmware update) is required, and 400 kHz timing is acceptable |
Compared with M24C04-RMN6TP and CAT24C04WI-GT3, the AT24C04AN-10SC-2.7 offers deterministic hardware write protection and guaranteed 100 kHz timing at 2.7V - critical for cost-sensitive industrial controllers where pin count, layout simplicity, and voltage margin are prioritized over speed.
Availability
AT24C04AN-10SC-2.7 is available at Aetrix Electronics and suitable for industrial sensor calibration storage, consumer appliance configuration memory, medical device usage log, and automotive body control module settings requiring stable component supply, long-lifecycle availability, and consistent parametric performance.
Supply support for AT24C04AN-10SC-2.7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full technical and manufacturing continuity for the AT24Cxx family. The company specializes in microcontrollers, analog, and memory solutions for embedded systems.
The AT24C04AN-10SC-2.7 belongs to Microchip's legacy serial EEPROM product line, designed specifically for low-power, I²C-based nonvolatile data storage in space- and cost-constrained applications across industrial, automotive, and consumer markets.
FAQ
What is the maximum I²C clock frequency supported by the AT24C04AN-10SC-2.7?
The AT24C04AN-10SC-2.7 supports a maximum I²C clock frequency of 100 kHz when operated within its specified 2.7V to 5.5V supply range. This limitation is defined in the AC Characteristics table of the datasheet and reflects timing margins optimized for reliability at lower voltages. It does not support 400 kHz operation - that capability is reserved for the 5.0V-rated variants like AT24C04AN-10SC.
How does the Write Protect (WP) pin function on the AT24C04AN-10SC-2.7?
On the AT24C04AN-10SC-2.7, the WP pin enables hardware-based write protection: when pulled high to VCC, the upper 2K-bit half (addresses 0x200–0x3FF) is write-protected while the lower half remains writable; when grounded, full read/write access is granted. This behavior is fixed and cannot be overridden by I²C commands - ensuring fail-safe data integrity.
What package type is used for the AT24C04AN-10SC-2.7?
The AT24C04AN-10SC-2.7 uses an 8-pin JEDEC SOIC package (package code 8S1), measuring 0.150" wide with gull-wing leads and 1.27 mm pitch. It is distinct from the 14-pin SOIC or TSSOP variants and is compatible with standard SOIC-8 footprints and reflow profiles.
Can the AT24C04AN-10SC-2.7 be used with a 1.8V microcontroller I²C interface?
No - the AT24C04AN-10SC-2.7 is rated for 2.7V to 5.5V operation only. While its inputs meet VIH/VIL thresholds down to 2.7V, it cannot reliably drive SDA at 1.8V logic levels or sustain internal circuitry below 2.7V. For 1.8V systems, use the AT24C04AN-10SC-1.8 variant instead.
What is the endurance rating of the AT24C04AN-10SC-2.7, and how is it tested?
The AT24C04AN-10SC-2.7 is rated for 1 million write cycles per memory location, verified per JEDEC JESD22-A117 standard at 25°C and 5.0V. This endurance applies to both byte and page writes and is guaranteed across the full operating temperature range (–40°C to +85°C) with derating applied per JEDEC guidelines.
AT24C04AN-10SC-2.7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 512 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT24C04AN-10SC-2.7 FAQ
1.How can I place an order for AT24C04AN-10SC-2.7 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C04AN-10SC-2.7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C04AN-10SC-2.7 reliable?
The price and inventory of AT24C04AN-10SC-2.7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C04AN-10SC-2.7 is usually 5 days.
3.What payment methods are accepted for AT24C04AN-10SC-2.7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C04AN-10SC-2.7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C04AN-10SC-2.7?
AT24C04AN-10SC-2.7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C04AN-10SC-2.7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C04AN-10SC-2.7?
For technical support, including AT24C04AN-10SC-2.7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C04AN-10SC-2.7 requirements.
6.How does Aetrix verify that AT24C04AN-10SC-2.7 is sourced from the original manufacturer or authorized distributors?
All AT24C04AN-10SC-2.7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C04AN-10SC-2.7 meets industry standards.
7.What is the process for return or replacement of AT24C04AN-10SC-2.7?
All AT24C04AN-10SC-2.7 units undergo pre-shipment inspection (PSI). If there is an issue with AT24C04AN-10SC-2.7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C04AN-10SC-2.7 part is unused and in its original packaging.
Return procedure for AT24C04AN-10SC-2.7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C04AN-10SC-2.7 Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
