My Inquiry
My Account
Microchip Technology AT24C04AN-10SI-2.5
- Part No.:
- AT24C04AN-10SI-2.5
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT24C04AN-10SI-2.5.pdf
- Description:
- IC EEPROM 4KBIT I2C 400KHZ 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:1,695
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C04AN-10SI-2.5 from Microchip Technology (formerly Atmel) is a 4K-bit (512 × 8) I²C-compatible serial EEPROM with hardware write protection, low-voltage operation (2.5V to 5.5V), and industrial temperature range (–40°C to +85°C). It supports 100 kHz I²C bus speed, 16-byte page writes, and delivers 1 million write cycles with 100-year data retention - used in embedded system configuration storage, sensor calibration data logging, and power-management parameter backup.
For engineers reviewing the AT24C04AN-10SI-2.5 datasheet, AT24C04AN-10SI-2.5 pinout, AT24C04AN-10SI-2.5 application, or AT24C04AN-10SI-2.5 equivalent, key selection considerations include its 2.5V minimum supply, industrial-grade temperature rating, 8-pin SOIC package, WP pin-based hardware write protection, and compatibility with microcontroller I²C peripherals requiring robust nonvolatile memory for field-updatable settings.
Technical Context
The AT24C04AN-10SI-2.5 implements a standard two-wire I²C interface with Schmitt-triggered, noise-filtered SDA and SCL inputs. It uses hard-wired A2 and A1 address pins (A0 is NC) to support up to four devices on a shared bus, with device addressing compliant to I²C protocol requirements including START/STOP conditions, ACK polling, and 9-bit clocking per byte.
Internally organized as 512 words of 8 bits, it supports both byte and 16-byte page writes with automatic address increment within pages; write cycle time is self-timed at ≤10 ms. Standby current is 4 µA at 2.5V, and input leakage remains ≤3.0 µA across operating voltage and temperature ranges.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 4 Kbit (512 × 8 bits) - sufficient for storing firmware revision IDs, calibration coefficients, or user preferences in compact embedded systems. |
| Supply Voltage Range | 2.5V to 5.5V - enables direct interfacing with 2.5V, 3.3V, and 5V logic domains without level shifting. |
| I²C Clock Frequency | 100 kHz max - compatible with legacy and resource-constrained microcontrollers; not rated for 400 kHz at 2.5V. |
| Write Cycle Time | ≤10 ms - defines minimum interval between write commands; requires ACK polling or timeout handling in host firmware. |
| Endurance | 1 million write cycles - supports frequent parameter updates in industrial control or metering applications. |
| Data Retention | 100 years at +25°C - ensures long-term reliability for unattended equipment and infrastructure deployments. |
| Operating Temperature | –40°C to +85°C - qualified for industrial environments including factory automation and outdoor telemetry nodes. |
Pinout & Package
AT24C04AN-10SI-2.5 is housed in an 8-pin JEDEC SOIC package (package code 8S1), 0.150" wide, with standard gull-wing lead form and RoHS-compliant finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | No Connect (NC) | Not bonded internally; must be left unconnected - distinguishes AT24C04A from AT24C02A/AT24C08A addressing scheme. |
| A1 | Device Address Input | Hard-wired to set one of four possible I²C slave addresses (with A2); enables multi-device bus topology. |
| A2 | Device Address Input | Paired with A1 to configure device address; A0 unused per AT24C04A specification. |
| GND | Ground Reference | Return path for VCC and signal currents; requires low-impedance connection to minimize noise coupling into SDA/SCL. |
| VCC | Power Supply | Accepts 2.5V–5.5V; decoupling capacitor (0.1 µF) recommended near pin to suppress I²C switching transients. |
| WP | Write Protect Control | Hardware-enabled lock: tied to GND for read/write, to VCC to protect upper 2K array from accidental writes. |
| SCL | Serial Clock Input | Master-generated clock; open-drain compatible; requires external pull-up; timing-critical for 100 kHz compliance. |
| SDA | Serial Data I/O | Bidirectional, open-drain line shared across I²C devices; requires external pull-up; supports ACK/NACK signaling. |
Key Features
| Feature | Design Value |
|---|---|
| Hardware Write Protection | WP pin disables writes to upper half (2K) of memory when pulled high - prevents corruption during power brownouts or firmware glitches. |
| Noise-Immune Inputs | Schmitt-trigger + filtering on SDA/SCL - rejects >100 ns glitches and sustains reliable communication in electrically noisy industrial cabinets. |
| Page Write Capability | 16-byte page writes reduce I²C transaction overhead by 87% vs. byte writes - accelerates bulk configuration saves in real-time systems. |
| Low-Power Standby | 4 µA max standby current at 2.5V - extends battery life in portable instrumentation and wireless sensor nodes. |
| High Reliability | 1M write cycles + 100-year retention - eliminates need for wear-leveling firmware in fixed-parameter storage applications. |
Applications
| Industrial PLC Configuration Storage | Smart Sensor Calibration Data Logging |
|---|---|
Use Scenario: Storing I/O mapping tables, PID tuning parameters, and alarm thresholds in programmable logic controllers deployed in manufacturing lines. IC Role / Device Role / Timing Role: Nonvolatile configuration register - retains settings across power cycles and supports field updates via HMI or maintenance port. Use Value: Enables zero-downtime reconfiguration without firmware reflashing; WP pin prevents unintended overwrites during hot-swapping modules. |
Use Scenario: Recording factory-trimmed offset/gain coefficients and temperature-compensation curves for analog sensor front-ends in HVAC and environmental monitors. IC Role / Device Role / Timing Role: Calibration data vault - accessed once at startup to initialize ADC/DAC reference points and linearization lookup tables. Use Value: Eliminates need for external trimming components; 100-year retention guarantees accuracy over product lifetime without recalibration. |
| Power Management Unit Parameter Backup | Consumer Appliance User Preference Memory |
Use Scenario: Saving undervoltage lockout thresholds, soft-start ramp rates, and fault recovery modes in AC/DC PSUs and motor drives. IC Role / Device Role / Timing Role: Critical state keeper - survives brownout events and maintains safe operating limits during grid instability. Use Value: Prevents unsafe restart conditions after power interruption; 2.5V operation allows direct tie to auxiliary bias rail, avoiding extra LDO. |
Use Scenario: Retaining user-selected display brightness, language, timer presets, and child-lock status in washing machines and microwave ovens. IC Role / Device Role / Timing Role: Persistent preference store - written infrequently but read at every power-on; accessed via main MCU's I²C peripheral. Use Value: Delivers consistent UX across power cycles; 4K capacity accommodates future feature expansion without PCB redesign. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24C04D-SSHM-T | Same 4K capacity and 2.5V–5.5V range, but newer generation with enhanced ESD (>4kV HBM) and faster 1 MHz I²C support. | Designed for space-constrained consumer electronics; offered only in 8-pin TSSOP (2.5mm × 3mm), not SOIC. | Select if higher-speed I²C or smaller footprint is required; verify layout compatibility with TSSOP pitch and thermal pad. |
| BR24G04FJ-WE2 | Rohm part with identical 4K organization, 2.5V–5.5V range, and –40°C to +85°C rating; supports 400 kHz at 2.5V (vs. 100 kHz for AT24C04AN-10SI-2.5). | Qualified to AEC-Q200 for automotive use; includes built-in write-cycle endurance counter and error-detection flag. | Prefer for automotive body electronics or where extended bus speed at low voltage is critical; no WP pin - relies on software lock. |
Compared with AT24C04D-SSHM-T and BR24G04FJ-WE2, the AT24C04AN-10SI-2.5 offers proven industrial SOIC packaging, hardware write protection via WP, and seamless drop-in replacement in legacy designs - making it optimal for cost-sensitive, long-lifecycle industrial upgrades where board space and 400 kHz speed are not constraints.
Availability
AT24C04AN-10SI-2.5 is available at Aetrix Electronics and suitable for industrial control systems, smart sensor nodes, power management units, and consumer appliance designs requiring stable component supply across multi-year production runs.
Supply support for AT24C04AN-10SI-2.5 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full support for the AT24Cxx family of I²C EEPROMs, emphasizing reliability, longevity, and broad voltage compatibility for industrial and embedded markets.
The AT24C04AN-10SI-2.5 belongs to Microchip's legacy serial EEPROM product line, engineered specifically for robust, low-power, nonvolatile data storage in resource-constrained microcontroller systems with stringent environmental and reliability requirements.
FAQ
What is the maximum I²C clock frequency supported by AT24C04AN-10SI-2.5?
The AT24C04AN-10SI-2.5 supports up to 100 kHz I²C clock frequency when operated at 2.5V. Although higher-speed variants exist in the AT24C04 family (e.g., 400 kHz at 5V), this specific variant is characterized and guaranteed only for 100 kHz under its 2.5V–5.5V supply range. Exceeding this may result in timing violations or failed ACK responses.
Does AT24C04AN-10SI-2.5 require external pull-up resistors on SDA and SCL lines?
Yes, AT24C04AN-10SI-2.5 requires external pull-up resistors on both SDA and SCL lines because its I/O pins are open-drain. Typical values range from 1.8 kΩ to 10 kΩ depending on bus capacitance and desired rise time; 4.7 kΩ is commonly used for 100 kHz operation with moderate trace length.
How does the Write Protect (WP) pin function on AT24C04AN-10SI-2.5?
On AT24C04AN-10SI-2.5, the WP pin enables hardware-level write protection: when tied to VCC, it locks the upper half (2K) of the 4K memory array against writes while allowing full read access; when grounded, normal read/write operations are permitted across the entire memory space.
What package type is used for AT24C04AN-10SI-2.5?
AT24C04AN-10SI-2.5 uses an 8-pin JEDEC-standard SOIC package (package code 8S1), 0.150" wide, with gull-wing leads and surface-mount compatibility. Its dimensions are 4.9 mm × 3.9 mm × 1.75 mm (L × W × H), and it complies with RoHS and JEDEC MS-012 specifications.
Is AT24C04AN-10SI-2.5 compatible with standard I²C protocol implementations?
Yes, AT24C04AN-10SI-2.5 fully complies with the standard Phillips Semiconductors I²C-bus specification, supporting START/STOP conditions, 7-bit slave addressing (with A2/A1 inputs), ACK/NACK handshaking, and repeated START sequences - ensuring interoperability with all standard I²C masters including ARM Cortex-M, PIC, and ESP32 peripherals.
AT24C04AN-10SI-2.5 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 512 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT24C04AN-10SI-2.5 FAQ
1.How can I place an order for AT24C04AN-10SI-2.5 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C04AN-10SI-2.5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C04AN-10SI-2.5 reliable?
The price and inventory of AT24C04AN-10SI-2.5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C04AN-10SI-2.5 is usually 5 days.
3.What payment methods are accepted for AT24C04AN-10SI-2.5?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C04AN-10SI-2.5 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C04AN-10SI-2.5?
AT24C04AN-10SI-2.5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C04AN-10SI-2.5 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C04AN-10SI-2.5?
For technical support, including AT24C04AN-10SI-2.5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C04AN-10SI-2.5 requirements.
6.How does Aetrix verify that AT24C04AN-10SI-2.5 is sourced from the original manufacturer or authorized distributors?
All AT24C04AN-10SI-2.5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C04AN-10SI-2.5 meets industry standards.
7.What is the process for return or replacement of AT24C04AN-10SI-2.5?
All AT24C04AN-10SI-2.5 units undergo pre-shipment inspection (PSI). If there is an issue with AT24C04AN-10SI-2.5, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C04AN-10SI-2.5 part is unused and in its original packaging.
Return procedure for AT24C04AN-10SI-2.5:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C04AN-10SI-2.5 Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
