Microchip Technology AT24C04AN-10SU-2.7
- Part No.:
- AT24C04AN-10SU-2.7
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT24C04AN-10SU-2.7.pdf
- Description:
- IC EEPROM 4KBIT I2C 400KHZ 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,558
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C04AN-10SU-2.7 from Microchip Technology (formerly Atmel) is a 4-kbit I²C-compatible serial EEPROM organized as 512 × 8 bits, operating from 2.7V to 5.5V, with 400 kHz clock rate at 2.7V/5V, 8-byte page write capability, and automotive-grade −40°C to +85°C temperature range. It serves as nonvolatile configuration storage in microcontroller-based industrial control modules.
For engineers reviewing the AT24C04AN-10SU-2.7 datasheet, AT24C04AN-10SU-2.7 pinout, AT24C04AN-10SU-2.7 application, or AT24C04AN-10SU-2.7 equivalent, key selection criteria include its 2.7V–5.5V supply range, hardware write protection via WP pin, 1 million write cycles endurance, and SOIC-8 green package compliance.
Technical Context
The AT24C04AN-10SU-2.7 implements a two-wire I²C interface with Schmitt-triggered, noise-filtered SDA and SCL inputs, supporting standard-mode (100 kHz) and fast-mode (400 kHz) operation depending on VCC level. Its internal address decoder uses A2 and A1 pins for hardwired device addressing, while A0 is NC - enabling up to four devices on a single bus.
It features a self-timed 5 ms max write cycle, partial page writes, and acknowledge polling for write completion detection. The WP pin enables hardware-level protection of the upper 2K-bit memory segment when pulled high, distinguishing it from AT24C02A family behavior.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 4096 bits (512 × 8), organized as 32 pages of 16 bytes each |
| Supply Voltage Range | 2.7V to 5.5V - supports direct interface with 3.3V and 5V logic systems without level shifting |
| I²C Clock Frequency | 400 kHz at 2.7V/5V - enables faster configuration loading than 100 kHz variants in time-critical boot sequences |
| Write Endurance | 1,000,000 cycles - suitable for firmware parameter logging with daily updates over >27 years |
| Data Retention | 100 years at +25°C - ensures long-term reliability in unpowered storage applications |
| Operating Temperature | −40°C to +85°C - qualified for under-hood automotive and industrial edge sensor nodes |
| Package | 8-lead JEDEC SOIC (8S1), RoHS-compliant, halogen-free, green marking "U" |
Pinout & Package
AT24C04AN-10SU-2.7 is housed in an 8-lead JEDEC SOIC (8S1) package, 0.150" wide body, surface-mount compatible with standard reflow profiles. Pin 1 is marked by a beveled corner or notch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | No-connect (NC) | Not bonded internally; must be left floating or tied to GND/VCC - no effect on addressing |
| A1, A2 | Device Address Inputs | Hardwire to GND/VCC to select one of four possible I²C addresses (1010A2A1xx) on shared bus |
| SDA | Serial Data Line | Open-drain bidirectional I²C data line; requires external pull-up resistor (typically 2.2–10 kΩ) |
| SCL | Serial Clock Input | Input-only I²C clock line; accepts 0–400 kHz square wave; Schmitt trigger enables noise immunity |
| WP | Write Protect Control | Pulled high to VCC to lock upper 2K-bit memory segment; grounded for full read/write access |
| VCC | Power Supply | 2.7–5.5V main supply; decoupling capacitor (0.1 µF ceramic) required within 10 mm of pin |
| GND | Ground Reference | System ground return path; must share common reference with host MCU and pull-up resistors |
Key Features
| Feature | Design Value |
|---|---|
| Hardware Write Protection | WP pin disables writes to upper 2K-bit memory block when asserted - prevents accidental firmware corruption during power-up/down transients |
| Low-Voltage Operation | Functional down to 2.7V - enables direct integration into battery-backed or energy-harvesting systems without voltage boosters |
| Noise-Suppressed Interface | Schmitt-trigger inputs with 50–100 ns noise filtering - eliminates false I²C start/stop detection in electrically noisy motor-control environments |
| Page Write Efficiency | 16-byte page write mode - reduces I²C transaction overhead by 87% vs. byte-write for bulk configuration updates |
| Automotive Qualification | AEC-Q100 stress-tested, lead-free/halogen-free, −40°C to +85°C operation - approved for use in Tier-1 automotive body electronics |
Applications
| Industrial PLC Configuration Storage | Automotive Door Module Calibration |
|---|---|
Use Scenario: Storing I/O mapping tables and calibration offsets in programmable logic controllers deployed in factory automation cabinets. IC Role / Device Role / Timing Role: Nonvolatile configuration register holding persistent system parameters accessed at power-on reset. Use Value: Enables field-reprogrammable logic without requiring external programming hardware; 1M write cycles support weekly firmware updates over 27+ years. |
Use Scenario: Retaining mirror position, window auto-reverse thresholds, and anti-pinch learning data in vehicle door control units. IC Role / Device Role / Timing Role: Dedicated EEPROM for safety-critical calibration data, isolated from main MCU flash to prevent corruption during OTA updates. Use Value: WP pin hardwired to MCU GPIO allows dynamic lock/unlock of calibration region during service mode - preventing unauthorized tampering. |
| Medical Infusion Pump Settings | Smart Energy Meter Tariff Tables |
Use Scenario: Saving drug library parameters, dose limits, and clinician-defined presets in Class II medical infusion pumps. IC Role / Device Role / Timing Role: Secure, low-power nonvolatile memory storing FDA-mandated audit logs and operational constraints. Use Value: 100-year data retention meets regulatory requirements for lifetime device traceability; SOIC-8 package supports conformal coating for humidity resistance. |
Use Scenario: Holding time-of-use tariff schedules, billing multipliers, and utility authentication keys in ANSI C12.22-compliant smart meters. IC Role / Device Role / Timing Role: Tamper-resistant configuration store accessed only by meter's secure bootloader during firmware validation. Use Value: Hardware WP pin prevents overwrite during grid voltage sags; 400 kHz I²C speed enables rapid tariff switching during peak-demand events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STMicroelectronics M24C04-RMN6TP | Same 4K-bit size, SOIC-8, 2.5–5.5V range; 1 MHz I²C support; no WP pin - relies on software lock bits | Lacks hardware write protection; requires firmware-level access control instead of pin-strapped security | Select when higher-speed I²C (1 MHz) is needed and WP functionality is managed in software |
| ON Semiconductor CAT24C04WI-GT3 | 4K-bit, SOIC-8, 1.7–5.5V; 400 kHz max; WP pin present; 1M write cycles; same −40°C to +85°C rating | Identical functional scope and pinout; differs only in manufacturer qualification and test flow | Drop-in alternative with identical electrical and mechanical compatibility - validated for automotive requalification programs |
Compared with M24C04-RMN6TP and CAT24C04WI-GT3, the AT24C04AN-10SU-2.7 provides deterministic hardware-based write protection via dedicated WP pin - critical for safety-critical or regulated applications where software-only locks are insufficient.
Availability
AT24C04AN-10SU-2.7 is available at Aetrix Electronics and suitable for industrial PLCs, automotive body control modules, and medical infusion pumps requiring stable component supply across extended product lifecycles.
Supply support for AT24C04AN-10SU-2.7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and nonvolatile memory solutions, with broad industrial and automotive qualification capabilities.
The AT24C04AN-10SU-2.7 belongs to Microchip's legacy AT24Cxx serial EEPROM product line, designed specifically for reliable, low-power, I²C-based configuration and calibration data storage in harsh-environment embedded systems.
FAQ
What is the maximum I²C clock frequency supported by the AT24C04AN-10SU-2.7?
The AT24C04AN-10SU-2.7 supports up to 400 kHz I²C clock frequency when operated at VCC = 2.7V or 5.0V. At 1.8V operation (not applicable to this -2.7 variant), the maximum is 100 kHz. This 400 kHz capability enables faster configuration reads during system boot compared to standard-mode EEPROMs, reducing startup latency in real-time control applications. The AT24C04AN-10SU-2.7's Schmitt-triggered SCL input ensures robust timing margin even with signal ringing.
How does the Write Protect (WP) pin function on the AT24C04AN-10SU-2.7?
On the AT24C04AN-10SU-2.7, the WP pin provides hardware-level protection: when pulled high to VCC, it locks the upper 2K-bit memory segment (addresses 0x200–0x3FF), allowing only read access; when grounded, full read/write access is enabled. Unlike AT24C02A, this protection applies to half the array and is independent of software lock bits. This feature is essential for safeguarding calibration data in automotive or medical devices where accidental writes must be physically prevented.
Is the AT24C04AN-10SU-2.7 pin-compatible with other AT24C04 variants?
Yes - the AT24C04AN-10SU-2.7 shares identical pinout, footprint, and electrical interface with all AT24C04A variants in SOIC-8 (8S1) packaging, including AT24C04AN-10SI-2.7 and AT24C04A-10TI-2.7. Differences are limited to packaging markings ("U" = RoHS/halogen-free), temperature screening, and tape-and-reel packaging. No PCB layout changes are required when substituting within the same package type, provided the WP pin and address pins are wired identically.
What is the memory organization and page structure of the AT24C04AN-10SU-2.7?
The AT24C04AN-10SU-2.7 contains 4096 bits organized as 512 words of 8 bits each (512 × 8), internally segmented into 32 pages of 16 bytes. This 16-byte page write capability allows efficient bulk writes - for example, updating an entire sensor calibration table in one I²C transaction instead of 16 separate byte writes. The A2 and A1 pins set the device address, while A0 is NC, enabling up to four AT24C04AN-10SU-2.7 devices on a single I²C bus.
Does the AT24C04AN-10SU-2.7 support partial page writes?
Yes - the AT24C04AN-10SU-2.7 supports partial page writes: after initiating a page write, the host MCU may transmit fewer than 16 bytes before issuing a STOP condition. The EEPROM automatically increments the internal address counter and wraps within the current 16-byte page boundary. This enables flexible updates of non-contiguous configuration fields without overwriting adjacent data - critical for maintaining integrity of mixed-parameter storage such as PID coefficients and alarm thresholds in industrial controllers. The AT24C04AN-10SU-2.7 handles address rollover transparently.
AT24C04AN-10SU-2.7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 512 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT24C04AN-10SU-2.7 FAQ
1.How can I place an order for AT24C04AN-10SU-2.7 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C04AN-10SU-2.7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C04AN-10SU-2.7 reliable?
The price and inventory of AT24C04AN-10SU-2.7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C04AN-10SU-2.7 is usually 5 days.
3.What payment methods are accepted for AT24C04AN-10SU-2.7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C04AN-10SU-2.7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C04AN-10SU-2.7?
AT24C04AN-10SU-2.7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C04AN-10SU-2.7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C04AN-10SU-2.7?
For technical support, including AT24C04AN-10SU-2.7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C04AN-10SU-2.7 requirements.
6.How does Aetrix verify that AT24C04AN-10SU-2.7 is sourced from the original manufacturer or authorized distributors?
All AT24C04AN-10SU-2.7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C04AN-10SU-2.7 meets industry standards.
7.What is the process for return or replacement of AT24C04AN-10SU-2.7?
All AT24C04AN-10SU-2.7 units undergo pre-shipment inspection (PSI). If there is an issue with AT24C04AN-10SU-2.7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C04AN-10SU-2.7 part is unused and in its original packaging.
Return procedure for AT24C04AN-10SU-2.7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C04AN-10SU-2.7 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
