My Inquiry
My Account
Microchip Technology AT24C04BN-SH-T
- Part No.:
- AT24C04BN-SH-T
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT24C04BN-SH-T.pdf
- Description:
- IC EEPROM 4KBIT I2C 1MHZ 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:1,395
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C04BN-SH-T from Microchip Technology is a 4-kbit (512 × 8) two-wire serial EEPROM optimized for low-voltage industrial and embedded systems. It operates from 1.8 V to 5.5 V, supports up to 1 MHz I²C communication at 5 V, features hardware write protection via the WP pin, and delivers 1 million write cycles with 100-year data retention - used in firmware storage, calibration data logging, and configuration memory in smart sensors and power management units.
For engineers reviewing the AT24C04BN-SH-T datasheet, AT24C04BN-SH-T pinout, AT24C04BN-SH-T application, or AT24C04BN-SH-T equivalent, key selection criteria include its SOIC-8 package compatibility, 16-byte page write capability, Schmitt-triggered noise-immune inputs, and support for I²C bus arbitration in multi-master systems.
Technical Context
The AT24C04BN-SH-T implements a standard two-wire (I²C-compatible) interface with open-drain SDA/SCL pins, internal address decoding using A2/A1 inputs (A0 is NC), and a dedicated Write Protect (WP) pin that disables writes when pulled high. Its memory is organized into 32 pages of 16 bytes each, requiring a 9-bit word address for random access.
It uses an internal high-voltage pump and timing circuitry to execute self-timed write cycles (≤5 ms), supports acknowledge polling during writes, and incorporates Schmitt-trigger inputs with built-in noise filtering - enabling reliable operation in electrically noisy industrial environments without external RC filtering.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 4096 bits (512 × 8), organized as 32 pages × 16 bytes - enables efficient byte/page-level updates without full-erase overhead. |
| Supply Voltage Range | 1.8 V to 5.5 V - supports direct interfacing with 1.8 V, 2.5 V, 3.3 V, and 5 V microcontrollers without level shifters. |
| I²C Clock Frequency | Up to 1 MHz at 5 V; 400 kHz at 1.8/2.5/2.7 V - ensures fast configuration loading while maintaining robustness at low voltage. |
| Write Endurance | 1 million write cycles per memory location - suitable for applications requiring frequent parameter updates (e.g., energy meter tariff tables). |
| Data Retention | 100 years at +25°C - guarantees long-term integrity of calibration coefficients and device identity data across product lifetime. |
| Page Write Capacity | 16-byte page writes allowed - reduces transaction count vs. byte writes, improving bus efficiency in burst-write scenarios. |
| Input Filtering | Schmitt-trigger inputs with 50 ns noise suppression - eliminates false clock/data transitions caused by EMI in motor control or power supply circuits. |
Pinout & Package
AT24C04BN-SH-T is supplied in an 8-lead JEDEC SOIC package (package code 8S1), measuring 4.9 mm × 3.9 mm × 1.75 mm (max height), lead pitch 1.27 mm, RoHS-compliant NiPdAu finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (A0) | No-connect (NC) | Internally unconnected; must be tied to GND or left floating - no effect on addressing or operation. |
| 2 (A1) | Hardware address input | Used with A2 to select one of four possible I²C slave addresses (1010xx0); determines bus topology scalability. |
| 3 (A2) | Hardware address input | MSB of hard-wired device address; enables up to four AT24C04BN-SH-T devices on same I²C bus without software conflict. |
| 4 (GND) | Ground reference | Return path for all internal logic and I/O; requires low-impedance connection to system ground plane. |
| 5 (SDA) | Serial data bidirectional I/O | Open-drain output/input; requires external pull-up resistor (typically 2.2–10 kΩ) to VCC for proper I²C signaling. |
| 6 (SCL) | Serial clock input | Master-generated clock signal; edge-triggered sampling - controls timing of all read/write transfers. |
| 7 (WP) | Write protect control | Active-high pin; when driven high, locks entire memory array against accidental or malicious writes. |
| 8 (VCC) | Power supply | Primary supply rail; must be decoupled with ≥0.1 µF ceramic capacitor placed within 5 mm of pin. |
Key Features
| Feature | Design Value |
|---|---|
| Low-voltage operation | Functional down to 1.8 V - enables direct integration into battery-powered IoT nodes and ultra-low-power MCU subsystems. |
| Hardware write protection | Dedicated WP pin provides immediate, non-software-dependent memory lock - critical for safety-critical boot configuration storage. |
| 16-byte page write mode | Reduces required I²C transactions by up to 16× versus byte writes - lowers bus occupancy and improves system responsiveness. |
| 100-year data retention | Eliminates need for periodic refresh or backup power - simplifies design of maintenance-free industrial field devices. |
| Schmitt-trigger inputs | Suppresses noise-induced glitches on SCL/SDA lines - removes requirement for external RC filters in harsh EMI environments. |
Applications
| Smart Energy Meters | Industrial PLC Modules |
|---|---|
Use Scenario: Storing tariff schedules, meter calibration constants, and tamper-event logs over 10+ year field life. IC Role / Device Role / Timing Role: Nonvolatile configuration and event-history storage with guaranteed data integrity under brownout and thermal stress. Use Value: Eliminates need for external backup capacitors or supercapacitors due to 1.8 V operation and 100-year retention. | Use Scenario: Holding I/O mapping tables, firmware update staging buffers, and real-time diagnostic counters in DIN-rail controllers. IC Role / Device Role / Timing Role: System-level configuration memory accessed via shared I²C bus alongside ADCs and digital isolators. Use Value: Hardware WP pin prevents runtime corruption during firmware upload or transient ESD events on control bus lines. |
| Automotive Body Control Units | Medical Infusion Pumps |
Use Scenario: Saving user preferences, door/window position memory, and fault-code history in 12 V vehicle electrical systems with wide input transients. IC Role / Device Role / Timing Role: Robust parameter storage interfaced to 3.3 V MCU via level-shifted I²C, surviving load-dump pulses. Use Value: 5.5 V absolute max rating and 1.8–5.5 V operating range allow direct connection to regulated 3.3 V or 5 V rails without additional regulators. | Use Scenario: Retaining drug library metadata, dosage history, and calibration offsets in battery-operated portable infusion devices. IC Role / Device Role / Timing Role: Safety-critical nonvolatile memory storing FDA-mandated audit trails and device identity information. Use Value: 1 million write cycles enable daily recalibration logging for >2,700 days - exceeding typical product service life requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24C04D-SSHM-T | Same 4K capacity, SOIC-8 package, but newer revision with enhanced ESD tolerance (4 kV HBM) and tighter tAA (0.55 µs max at 5 V). | Preferred for new designs targeting higher reliability in automated test equipment or medical diagnostics where ESD immunity is critical. | Select AT24C04D-SSHM-T if upgrading for improved robustness; AT24C04BN-SH-T remains valid for legacy cost-sensitive deployments. |
| M24C04-RMN6TP | 4K I²C EEPROM in SOIC-8, but rated for automotive AEC-Q100 Grade 3 (−40°C to +85°C), with 1.7–5.5 V operation and 400 kHz max speed only. | Suitable for automotive body electronics requiring qualification evidence; lacks 1 MHz mode and has slower AC specs than AT24C04BN-SH-T. | Choose M24C04-RMN6TP only when AEC-Q100 compliance is mandatory; otherwise AT24C04BN-SH-T offers superior speed and broader voltage flexibility. |
Compared with AT24C04D-SSHM-T, AT24C04BN-SH-T trades minor ESD margin for broader legacy compatibility and lower unit cost; versus M24C04-RMN6TP, it delivers higher I²C throughput and wider voltage headroom but lacks automotive qualification documentation.
Availability
AT24C04BN-SH-T is available at Aetrix Electronics and suitable for smart metering, industrial PLCs, automotive body control, and medical device configuration storage requiring stable component supply across multi-year production cycles.
Supply support for AT24C04BN-SH-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and nonvolatile memory solutions for industrial, automotive, and consumer markets.
The AT24C04BN-SH-T belongs to Microchip's AT24Cxx family of I²C-compatible serial EEPROMs, designed specifically for low-power, space-constrained embedded systems needing reliable, byte-addressable nonvolatile storage.
FAQ
What is the maximum I²C clock frequency supported by the AT24C04BN-SH-T?
The AT24C04BN-SH-T supports up to 1 MHz I²C clock frequency when operated at VCC = 5.0 V. At lower supply voltages (1.8 V, 2.5 V, or 2.7 V), the maximum clock frequency is 400 kHz. These limits are defined by internal timing constraints and ensure reliable data setup/hold margins across temperature and voltage ranges.
Does the AT24C04BN-SH-T require external pull-up resistors on SDA and SCL lines?
Yes, the AT24C04BN-SH-T requires external pull-up resistors on both SDA and SCL lines because its I²C interface uses open-drain outputs. Typical values range from 2.2 kΩ to 10 kΩ depending on bus capacitance and desired rise time; 4.7 kΩ is commonly used for standard-mode (100 kHz) and fast-mode (400 kHz) operation.
How many devices can share the same I²C bus with AT24C04BN-SH-T?
Up to four AT24C04BN-SH-T devices can be addressed on a single I²C bus using hardware address pins A2 and A1. Pin A0 is not connected and does not contribute to addressing. Each device must have a unique combination of A2/A1 tied to VCC or GND to generate distinct 7-bit slave addresses (1010xx0).
What is the function of the WP pin on the AT24C04BN-SH-T?
The WP (Write Protect) pin on the AT24C04BN-SH-T is an active-high hardware lock that disables all write operations to the EEPROM array when driven high (≥0.7 × VCC). When pulled low or left floating, normal read/write functionality is enabled - providing fail-safe protection against unintended firmware or configuration corruption.
Is the AT24C04BN-SH-T compatible with standard I²C protocol implementations?
Yes, the AT24C04BN-SH-T fully complies with the standard two-wire I²C protocol, supporting START/STOP conditions, ACK/NACK handshaking, 7-bit addressing, and repeated START sequences. It interoperates seamlessly with all standard I²C masters including Microchip PIC MCUs, STMicro STM32, NXP LPC series, and Linux-based I²C drivers.
AT24C04BN-SH-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 512 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 550 ns
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT24C04BN-SH-T FAQ
1.How can I place an order for AT24C04BN-SH-T through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C04BN-SH-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C04BN-SH-T reliable?
The price and inventory of AT24C04BN-SH-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C04BN-SH-T is usually 5 days.
3.What payment methods are accepted for AT24C04BN-SH-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C04BN-SH-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C04BN-SH-T?
AT24C04BN-SH-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C04BN-SH-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C04BN-SH-T?
For technical support, including AT24C04BN-SH-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C04BN-SH-T requirements.
6.How does Aetrix verify that AT24C04BN-SH-T is sourced from the original manufacturer or authorized distributors?
All AT24C04BN-SH-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C04BN-SH-T meets industry standards.
7.What is the process for return or replacement of AT24C04BN-SH-T?
All AT24C04BN-SH-T units undergo pre-shipment inspection (PSI). If there is an issue with AT24C04BN-SH-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C04BN-SH-T part is unused and in its original packaging.
Return procedure for AT24C04BN-SH-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C04BN-SH-T Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
