Microchip Technology AT24C04B-PU
- Part No.:
- AT24C04B-PU
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
AT24C04B-PU.pdf
- Description:
- IC EEPROM 4KBIT I2C 1MHZ 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:1,944
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C04B-PU from Microchip Technology (formerly Atmel) is a 4-kbit two-wire serial EEPROM IC used for nonvolatile data storage in embedded control and configuration systems. It provides 512 × 8-bit memory organization, operates from 1.8 V to 5.5 V, supports up to 1 MHz I²C clock at 5 V, and features hardware write protection via the WP pin. It is commonly deployed in industrial sensor calibration, power supply configuration, and firmware parameter storage.
For engineers reviewing the AT24C04B-PU datasheet, AT24C04B-PU pinout, AT24C04B-PU application, or AT24C04B-PU equivalent, key selection criteria include its 1.8–5.5 V voltage range, 16-byte page write capability, 1 million write endurance, 100-year data retention, and compatibility with standard I²C bus timing at multiple voltage levels.
Technical Context
The AT24C04B-PU implements a standard two-wire (I²C-compatible) serial interface with Schmitt-triggered, noise-filtered SCL and SDA inputs. It uses a 9-bit internal word address counter for random access and supports byte-write and 16-byte page-write operations with self-timed internal write cycles (≤5 ms).
Hardware addressing is enabled via A2 and A1 pins (A0 is NC), allowing up to four AT24C04B-PU devices on a single bus. The WP pin enables full-array hardware write protection when pulled high, and the device enters low-power standby mode after STOP condition receipt or power-up.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 4096 bits (512 × 8), organized in 32 pages of 16 bytes each |
| Supply Voltage Range | 1.8 V to 5.5 V - supports direct interfacing with 1.8 V, 2.5 V, 2.7 V, and 5 V logic domains |
| I²C Clock Frequency | Up to 1 MHz at 5 V; 400 kHz at 1.8/2.5/2.7 V - ensures interoperability across legacy and low-voltage systems |
| Write Endurance | 1 million write cycles - suitable for frequent configuration updates in field-deployed equipment |
| Data Retention | 100 years at +25°C - guarantees long-term reliability without battery backup |
| Write Cycle Time | Max 5 ms - defines minimum inter-write interval and impacts real-time logging latency |
| Operating Temperature | –40°C to +85°C - qualified for industrial-grade embedded applications |
Pinout & Package
AT24C04B-PU is supplied in an 8-lead PDIP (Plastic Dual Inline Package), 0.300" wide body, with through-hole mounting. Pin 1 is marked by a notch or dot at the top-left corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (A0) | No-connect (NC) | Internally unused; must be tied to GND or left floating per design - no effect on addressing |
| 2 (A1) | Hardware address input | Used with A2 to select one of four possible device addresses on shared I²C bus |
| 3 (A2) | Hardware address input | MSB of hardwired device address; enables multi-device topology without software address conflict |
| 4 (GND) | Ground reference | Return path for all internal circuitry and I/O signals; must be low-impedance connection |
| 5 (SDA) | Serial data bidirectional I/O | Open-drain line requiring external pull-up; carries address, command, and data during I²C transactions |
| 6 (SCL) | Serial clock input | Master-generated clock that synchronizes all data transfers; includes Schmitt trigger for noise immunity |
| 7 (WP) | Write protect control | Active-high signal disabling all write operations - prevents accidental overwrites during power transitions |
| 8 (VCC) | Power supply | Primary supply rail; powers EEPROM core, interface logic, and internal high-voltage pump for write operations |
Key Features
| Feature | Design Value |
|---|---|
| Low-voltage operation | Functional down to 1.8 V - enables direct integration with ultra-low-power microcontrollers and energy-harvesting systems |
| Schmitt-trigger inputs | Enhanced noise immunity on SCL/SDA - eliminates false triggering in electrically noisy industrial environments |
| 16-byte page write | Reduces I²C bus occupancy vs. byte writes - improves efficiency when updating contiguous configuration blocks |
| Hardware write protection | WP pin disables writes without software intervention - critical for safeguarding factory-calibrated parameters |
| Self-timed write cycle | No external timing control needed - simplifies firmware implementation and avoids bus arbitration conflicts during writes |
Applications
| Industrial Sensor Calibration | Power Supply Configuration |
|---|---|
Use Scenario: Storing temperature-compensated offset/gain coefficients for analog sensor front-ends in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile parameter storage accessed during system boot or recalibration routines via I²C. Use Value: Enables field-upgradable calibration without requiring reprogramming of main MCU firmware or external programming hardware. | Use Scenario: Holding output voltage/current setpoints, protection thresholds, and soft-start profiles in digitally controlled AC/DC and DC/DC modules. IC Role / Device Role / Timing Role: Persistent configuration register accessed during power-on initialization and runtime adjustment. Use Value: Supports multi-output power supplies with independent, user-defined operating modes without adding MCU flash overhead. |
| Firmware Parameter Storage | Embedded System Bootloader Settings |
Use Scenario: Saving user preferences, network identifiers (MAC/IP), and operational flags in smart meters and IoT edge nodes. IC Role / Device Role / Timing Role: Low-power, infrequently written data store accessed only on startup or settings change. Use Value: Preserves state across uncontrolled power loss while minimizing wear on main MCU flash memory. | Use Scenario: Storing bootloader jump vectors, firmware validation keys, and secure boot enable/disable flags in safety-critical medical devices. IC Role / Device Role / Timing Role: Trusted configuration store read early in boot sequence before main application code execution. Use Value: Provides tamper-resistant, version-locked boot policy enforcement independent of main application memory. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 24LC04B-I/P | Same 4K capacity, 1.8–5.5 V, PDIP-8 package; manufactured by Microchip with identical pinout and timing | No functional difference; fully interchangeable in existing designs | Select when sourcing from alternate Microchip part numbering scheme or distributor stock alignment |
| CAT24C04WI-GT3 | 4K I²C EEPROM, 1.8–5.5 V, SOIC-8; higher max clock (1 MHz at 2.5 V), same endurance and retention | Different package (SOIC vs. PDIP); requires PCB layout change but offers surface-mount assembly advantage | Choose for new designs prioritizing automated assembly or space-constrained layouts where through-hole is not required |
Compared with AT24C04B-PU, 24LC04B-I/P offers identical electrical and mechanical compatibility, while CAT24C04WI-GT3 trades through-hole convenience for surface-mount scalability - both maintain the same 1-million-cycle endurance and 100-year data retention critical for industrial firmware storage.
Availability
AT24C04B-PU is available at Aetrix Electronics and suitable for industrial sensor calibration, power supply configuration, and firmware parameter storage requiring stable component supply across extended product lifecycles.
Supply support for AT24C04B-PU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and nonvolatile memory solutions for industrial, automotive, and communications markets.
The AT24C04B-PU belongs to Microchip's legacy AT24Cxx serial EEPROM product line, designed specifically for reliable, low-power, I²C-based configuration and calibration data storage in resource-constrained embedded systems.
FAQ
What is the maximum I²C clock frequency supported by the AT24C04B-PU?
The AT24C04B-PU supports up to 1 MHz I²C clock frequency when operated at VCC = 5.0 V. At lower supply voltages - 1.8 V, 2.5 V, or 2.7 V - the maximum clock frequency is 400 kHz. These limits are defined in the AC characteristics table and ensure reliable data setup/hold timing across voltage ranges. The AT24C04B-PU maintains full protocol compliance under these conditions without requiring external clock dividers or firmware adaptation.
How many AT24C04B-PU devices can share the same I²C bus?
Up to four AT24C04B-PU devices can operate on a single I²C bus using hardware address pins A2 and A1. A0 is a no-connect pin and does not participate in addressing. Each device's unique combination of A2/A1 logic levels (00, 01, 10, 11) selects one of four possible 7-bit device addresses (1010000, 1010001, 1010010, 1010011). This allows multi-node configuration storage without software address management. The AT24C04B-PU does not require external address jumpers beyond A2/A1 wiring.
Does the AT24C04B-PU require an external pull-up resistor on the SDA line?
Yes, the AT24C04B-PU requires external pull-up resistors on both SDA and SCL lines because its I/O pins are open-drain. Typical values range from 1.8 kΩ (for 1 MHz operation at 5 V) to 10 kΩ (for 400 kHz at 1.8 V), selected based on bus capacitance and speed requirements. The AT24C04B-PU's internal circuitry does not provide active pull-ups, and omission of external resistors will prevent proper I²C communication. Pull-up to VCC is mandatory - not to a separate voltage rail.
What happens when the WP pin of the AT24C04B-PU is tied to VCC?
When the WP pin of the AT24C04B-PU is tied to VCC, the entire memory array is placed in hardware write-protected mode: all write operations (byte write, page write, and write-enable commands) are inhibited, and the device responds only to read commands. This protection remains active regardless of I²C address or command sequence. To restore write capability, WP must be driven low (to GND) - no software unlock sequence is required. This behavior is guaranteed across the full operating temperature and voltage range of the AT24C04B-PU.
Is the AT24C04B-PU compatible with standard I²C protocol implementations?
Yes, the AT24C04B-PU is fully compliant with the standard Philips I²C-bus specification, including START/STOP conditions, 7-bit addressing, ACK/NACK handshaking, and repeated START support. It implements standard I²C timing parameters (tLOW, tHIGH, tSU.STA, etc.) as specified in its datasheet for both 400 kHz and 1 MHz modes. No special controller firmware or bit-banged I/O is required - it works with any standard I²C master peripheral, including those in STM32, PIC, and ESP32 microcontrollers. The AT24C04B-PU does not require custom drivers beyond generic I²C EEPROM support libraries.
AT24C04B-PU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 512 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 550 ns
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
AT24C04B-PU FAQ
1.How can I place an order for AT24C04B-PU through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C04B-PU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C04B-PU reliable?
The price and inventory of AT24C04B-PU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C04B-PU is usually 5 days.
3.What payment methods are accepted for AT24C04B-PU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C04B-PU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C04B-PU?
AT24C04B-PU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C04B-PU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C04B-PU?
For technical support, including AT24C04B-PU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C04B-PU requirements.
6.How does Aetrix verify that AT24C04B-PU is sourced from the original manufacturer or authorized distributors?
All AT24C04B-PU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C04B-PU meets industry standards.
7.What is the process for return or replacement of AT24C04B-PU?
All AT24C04B-PU units undergo pre-shipment inspection (PSI). If there is an issue with AT24C04B-PU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C04B-PU part is unused and in its original packaging.
Return procedure for AT24C04B-PU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C04B-PU Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

