Microchip Technology AT24C04C-MAPD-E
- Part No.:
- AT24C04C-MAPD-E
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-UFDFN Exposed Pad
- Datasheet:
-
AT24C04C-MAPD-E.pdf
- Description:
- IC EEPROM 4KBIT I2C 400KHZ 8UDFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,573
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C04C-MAPD-E from Microchip Technology (formerly Atmel) is a 4-kilobit automotive-grade serial EEPROM organized as 512 × 8 bits, supporting I²C-compatible 2-wire interface at up to 400 kHz, with 1.7V–5.5V operation, -40°C to +125°C Grade 1 temperature range, and hardware write protection via WP pin. It is used for nonvolatile parameter storage in engine control units, ADAS sensor modules, and infotainment system configuration memory.
For engineers reviewing the AT24C04C-MAPD-E datasheet, AT24C04C-MAPD-E pinout, AT24C04C-MAPD-E application, or AT24C04C-MAPD-E equivalent, key selection factors include its AEC-Q100 Grade 1 qualification, 16-byte page write capability, 5 ms max self-timed write cycle, Schmitt-trigger inputs for noise immunity, and UDFN-8 package compatibility with space-constrained automotive PCB layouts.
Technical Context
The AT24C04C-MAPD-E implements a standard I²C protocol with fixed 7-bit device address prefix '1010', where A2 and A1 pins determine hardwired slave addressing (A0 is NC). Its internal architecture includes an 8-bit data register, address counter, EEPROM array with high-voltage pump for write/erase, and serial control logic synchronized to SCL.
It supports byte and 16-byte page writes, current/random/sequential reads, and acknowledge polling during write cycles. The device enters low-power standby mode after Stop condition or power-up, with typical ISB3 = 4.0 μA at 5.0 V and full functionality retained across its extended automotive temperature range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 4,096 bits (512 words × 8 bits), enabling storage of calibration tables, VIN/EVIN data, or firmware revision flags |
| Interface | I²C-compatible 2-wire serial bus with open-drain SDA/SCL, compatible with standard microcontroller I²C peripherals |
| Write Cycle Time | Max 5 ms self-timed write - defines minimum interval between successive write commands without polling |
| Operating Voltage | 1.7V to 5.5V - supports direct connection to 1.8V, 2.5V, 3.3V, or 5V MCU I/O domains without level shifters |
| Temperature Range | -40°C to +125°C (AEC-Q100 Grade 1) - qualified for under-hood and transmission-control module deployment |
| Endurance | 1,000,000 write cycles - ensures >10 years of daily reconfiguration in telematics loggers or OTA update buffers |
| Data Retention | 100 years at +25°C - guarantees long-term integrity of vehicle-specific settings across product lifetime |
Pinout & Package
AT24C04C-MAPD-E uses an 8-pad UDFN package (2.0 mm × 3.0 mm, 0.5 mm pitch), optimized for compact automotive PCBs. Pin 1 is marked by a dot or beveled corner; the package is lead-free and halogen-free per RoHS.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A2 | Device Address Input | Hardwired MSB of I²C slave address (A2/A1 only used; A0 is no-connect for AT24C04C) |
| A1 | Device Address Input | Hardwired LSB of I²C slave address - enables up to four AT24C04C devices on same bus |
| GND | Ground Reference | Return path for VCC and signal currents; must be low-impedance to minimize noise coupling into SDA/SCL |
| VCC | Power Supply | 1.7–5.5V supply input; requires local 100 nF ceramic decoupling placed ≤2 mm from pin |
| WP | Write Protect Control | Active-high hardware lock: tied to VCC disables all writes; tied to GND enables normal read/write |
| SCL | Serial Clock Input | Positive-edge sampled clock; requires external pull-up; max 400 kHz frequency supported |
| SDA | Serial Data I/O | Open-drain bidirectional line; shared across multiple I²C devices; requires external pull-up |
| A0 | No Connect | Not bonded internally - must be left floating or tied to GND/VCC (no functional impact) |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt-trigger inputs | Enables reliable operation in noisy automotive environments with >50 ns noise suppression (tI) |
| 16-byte page write | Reduces I²C transaction overhead when updating contiguous configuration blocks (e.g., CAN node ID + baud rate + filter masks) |
| Hardware write protection | Prevents accidental overwrites during firmware updates or brown-out conditions via dedicated WP pin |
| Extended voltage range | Operates down to 1.7V - supports integration with ultra-low-power microcontrollers in always-on domains |
| AEC-Q100 Grade 1 qualification | Validated for mission-critical automotive applications including powertrain and chassis control systems |
Applications
| Engine Control Unit (ECU) | Advanced Driver Assistance Systems (ADAS) |
|---|---|
Use Scenario: Storing real-time calibration coefficients for fuel injection timing, knock sensor thresholds, and OBD-II diagnostic trouble codes (DTCs). IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed via I²C during boot and runtime; retains data across ignition cycles. Use Value: Enables field-updatable engine maps without requiring flash reprogramming; supports ISO 26262 ASIL-B fault logging requirements. | Use Scenario: Holding camera lens focus offsets, radar object classification thresholds, and sensor fusion weighting parameters. IC Role / Device Role / Timing Role: Persistent parameter store interfaced to SoC or MCU I²C master; updated only during system initialization or OTA configuration push. Use Value: Maintains sensor-specific tuning across power cycles and software updates; withstands vibration and thermal cycling per AEC-Q100. |
| Infotainment Head Unit | Body Control Module (BCM) |
Use Scenario: Saving user preferences (volume, display brightness, Bluetooth pairing IDs) and regional settings (language, time zone, unit system). IC Role / Device Role / Timing Role: Low-power serial EEPROM accessed during UI boot sequence; supports rapid read access and infrequent writes. Use Value: Delivers consistent user experience across vehicle lifetimes; 100-year data retention exceeds OEM warranty periods. | Use Scenario: Storing door lock configuration (auto-lock delay, mirror fold behavior), lighting profiles (DRL intensity, welcome light sequence), and battery-saver thresholds. IC Role / Device Role / Timing Role: Configuration memory mapped to microcontroller's I²C peripheral; written during setup mode and read at power-on reset. Use Value: Enables personalized vehicle behavior without modifying main MCU firmware; operates reliably at 125°C near fuse boxes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STMicroelectronics M24C04-RMN6TP | Same 4K density, I²C interface, and UDFN-8 package; rated for -40°C to +105°C (Grade 3), not Grade 1 | Limited to cabin applications (infotainment, HVAC); unsuitable for under-hood use above 105°C | Select when cost sensitivity outweighs extended temperature requirement and AEC-Q100 Grade 1 is not mandated |
| ON Semiconductor CAT24C04HU4IGT3 | 4K I²C EEPROM in 2×3 mm UDFN; supports 1.7V–5.5V but specified only to +105°C (AEC-Q100 Grade 2) | Valid for dashboard clusters and gateway modules; lacks full Grade 1 validation for powertrain use | Choose for designs targeting AEC-Q100 Grade 2 compliance with identical footprint and voltage range |
Compared with M24C04-RMN6TP and CAT24C04HU4IGT3, AT24C04C-MAPD-E uniquely delivers full AEC-Q100 Grade 1 qualification (-40°C to +125°C) in the same UDFN-8 package, making it the only option qualified for direct integration into engine, transmission, and brake control ECUs without derating.
Availability
AT24C04C-MAPD-E is available at Aetrix Electronics and suitable for automotive powertrain control, ADAS sensor calibration, and body electronics requiring stable component supply across extended temperature and voltage ranges.
Supply support for AT24C04C-MAPD-E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and memory solutions, with deep expertise in automotive and industrial embedded systems.
The AT24CxxC family was designed specifically for automotive applications demanding AEC-Q100 qualification, low-voltage operation, and robust I²C communication in harsh environments - directly addressing needs in ECU, ADAS, and body electronics.
FAQ
What is the maximum I²C clock frequency supported by AT24C04C-MAPD-E?
The AT24C04C-MAPD-E supports a maximum I²C clock frequency of 400 kHz at VCC ≥ 2.5 V. This allows efficient configuration loading in automotive subsystems while maintaining timing margins for noise resilience. The device meets standard-mode I²C timing requirements including tLOW (1200 ns min), tHIGH (600 ns min), and tSU.DAT (100 ns min), ensuring interoperability with common automotive microcontrollers.
Does AT24C04C-MAPD-E require external pull-up resistors on SDA and SCL lines?
Yes, AT24C04C-MAPD-E requires external pull-up resistors on both SDA and SCL lines because its I/O pins are open-drain. Typical values range from 2.2 kΩ to 10 kΩ depending on bus capacitance and speed; for 400 kHz operation with ≤400 pF total bus capacitance, 4.7 kΩ is recommended. These resistors ensure proper logic high levels and meet rise time specifications (tR ≤ 300 ns).
How is device addressing configured for AT24C04C-MAPD-E on an I²C bus?
AT24C04C-MAPD-E uses a 7-bit I²C slave address with prefix '1010', followed by two hardware-configurable bits (A2 and A1); A0 is not connected. This allows up to four AT24C04C-MAPD-E devices on the same bus. Valid addresses are 0x50–0x53 depending on A2/A1 logic levels. The eighth bit indicates R/W direction, matching standard I²C addressing conventions used by automotive MCUs.
What is the purpose of the WP pin on AT24C04C-MAPD-E, and how should it be used?
The WP (Write Protect) pin on AT24C04C-MAPD-E provides hardware-level write inhibition. When pulled high to VCC, it disables all write operations to the entire memory array; when grounded, normal read/write functions operate. In automotive systems, WP is commonly tied to a system supervisor IC output that asserts during brown-out or reset, preventing corruption during unstable power conditions - a critical feature for AT24C04C-MAPD-E reliability.
Is AT24C04C-MAPD-E pin-compatible with other packages in the AT24C04C family?
No - AT24C04C-MAPD-E uses an 8-pad UDFN package (2.0 mm × 3.0 mm), while AT24C04C-SSPD-T uses 8-lead SOIC and AT24C04C-XPD-T uses 8-lead TSSOP. Although all share identical pin functions and ordering code logic (e.g., 'MAPD' = UDFN + Grade 1 + 2.5–5.5V), mechanical dimensions, solder pad layout, and thermal characteristics differ. PCB layout must match the specific package; no physical interchangeability exists between AT24C04C-MAPD-E and SOIC/TSSOP variants.
AT24C04C-MAPD-E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-UFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 512 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-UDFN (2x3)
AT24C04C-MAPD-E FAQ
1.How can I place an order for AT24C04C-MAPD-E through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C04C-MAPD-E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C04C-MAPD-E reliable?
The price and inventory of AT24C04C-MAPD-E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C04C-MAPD-E is usually 5 days.
3.What payment methods are accepted for AT24C04C-MAPD-E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C04C-MAPD-E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C04C-MAPD-E?
AT24C04C-MAPD-E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C04C-MAPD-E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C04C-MAPD-E?
For technical support, including AT24C04C-MAPD-E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C04C-MAPD-E requirements.
6.How does Aetrix verify that AT24C04C-MAPD-E is sourced from the original manufacturer or authorized distributors?
All AT24C04C-MAPD-E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C04C-MAPD-E meets industry standards.
7.What is the process for return or replacement of AT24C04C-MAPD-E?
All AT24C04C-MAPD-E units undergo pre-shipment inspection (PSI). If there is an issue with AT24C04C-MAPD-E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C04C-MAPD-E part is unused and in its original packaging.
Return procedure for AT24C04C-MAPD-E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C04C-MAPD-E Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

