Microchip Technology AT24C04C-MAPD-T
- Part No.:
- AT24C04C-MAPD-T
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-UFDFN Exposed Pad
- Datasheet:
-
AT24C04C-MAPD-T.pdf
- Description:
- IC EEPROM 4KBIT I2C 400KHZ 8UDFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,585
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C04C-MAPD-T from Microchip Technology (formerly Atmel) is a 4-kilobit automotive-grade serial EEPROM organized as 512 words × 8 bits, supporting I²C-compatible 2-wire interface at up to 400 kHz, with 16-byte page write capability, hardware write protection via WP pin, and operation from 2.5V to 5.5V. It is used for nonvolatile parameter storage in engine control units, airbag modules, and ADAS sensors requiring AEC-Q100 Grade 1 reliability.
For engineers reviewing the AT24C04C-MAPD-T datasheet, AT24C04C-MAPD-T pinout, AT24C04C-MAPD-T application, or AT24C04C-MAPD-T equivalent, key selection criteria include its -40°C to +125°C temperature range, 1,000,000 write cycles endurance, 100-year data retention, UDFN-8 package footprint, and compatibility with microcontroller-based automotive subsystems requiring robust, low-power configuration memory.
Technical Context
The AT24C04C-MAPD-T implements a fully synchronous I²C slave interface with Schmitt-triggered SCL/SDA inputs for noise immunity, supports both byte and 16-byte page writes with self-timed internal write cycle (≤5 ms), and uses hardwired A2/A1 address pins to enable up to four devices on a single bus. Its internal architecture includes a high-voltage pump for EEPROM programming and automatic address rollover during sequential reads.
It features dedicated Write Protect (WP) logic that disables all write operations when pulled high, supports acknowledge polling for write completion detection, and maintains an internal address counter across power cycles as long as VCC remains stable - enabling seamless current-address read operations after power-up or wake-up events.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 4,096 bits (512 × 8-bit words), sufficient for storing calibration tables, fault logs, or configuration registers in compact ECUs. |
| Interface | I²C-compatible 2-wire serial interface with 400 kHz max clock rate at 2.5V, compatible with standard microcontroller I²C peripherals without protocol translation. |
| Supply Voltage | 2.5V to 5.5V (Grade 1), enabling direct connection to 3.3V or 5V automotive power domains without level-shifting. |
| Temperature Range | -40°C to +125°C per AEC-Q100 Grade 1, qualified for under-hood and transmission-control module deployment. |
| Endurance & Retention | 1,000,000 write cycles and 100 years data retention at 125°C, ensuring lifetime reliability in safety-critical automotive firmware update and diagnostic logging applications. |
| Write Protection | Hardware-enabled via WP pin: tied to VCC to lock full memory array, preventing accidental overwrites during ECU reset or brown-out conditions. |
| Page Size | 16-byte page write buffer, reducing I²C transaction overhead by up to 15× versus byte-write for contiguous configuration blocks. |
Pinout & Package
AT24C04C-MAPD-T is housed in an 8-pad Ultra Thin Dual No-Lead (UDFN) package measuring 2.0 mm × 3.0 mm with 0.50 mm pitch (package code 8MA2). This RoHS-compliant, lead-free/halogen-free package supports automated surface-mount assembly and provides thermal performance suitable for high-density automotive PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A2 | Device Address Input | Hardwired address bit enabling up to four AT24C04C devices on one I²C bus; A0 is NC for this density. |
| A1 | Device Address Input | Second hardwired address bit; combined with A2, defines unique 7-bit device address (1010 A2 A1 P0 R/W). |
| GND | Ground Reference | Primary return path for VCC and signal currents; must be low-impedance to ensure noise-immune I²C timing. |
| VCC | Power Supply | 2.5V–5.5V supply input; internal POR circuit ensures reliable initialization during automotive battery transients. |
| WP | Write Protect Control | Active-high hardware lock: asserts full-array write disable when pulled to VCC, critical for fail-safe firmware parameter integrity. |
| SCL | Serial Clock Input | Positive-edge clocked I²C bus timing reference; Schmitt-trigger input rejects EMI-induced glitches in vehicle harness environments. |
| SDA | Serial Data I/O | Open-drain bidirectional data line; requires external pull-up resistor and supports wire-OR with other I²C slaves. |
| A0 | No Connect | Not bonded internally for AT24C04C; left unconnected or tied to GND/VCC with no functional impact. |
Key Features
| Feature | Design Value |
|---|---|
| Automotive Qualification | AEC-Q100 Grade 1 certified (-40°C to +125°C), validated for use in powertrain, chassis, and safety systems without derating. |
| Low-Power Standby | Typical 1.6 μA standby current at 2.5V, minimizing quiescent drain in always-on vehicle modules like body controllers. |
| Noise-Immune Interface | Schmitt-trigger inputs and filtered timing (tI = 50 ns) suppress EMI from ignition systems, motors, and switching regulators. |
| Flexible Addressing | Two hardwired address pins (A2, A1) allow up to four identical AT24C04C-MAPD-T devices on one I²C bus without software reconfiguration. |
| Robust Write Architecture | Self-timed internal write cycle (≤5 ms) with acknowledge polling support enables deterministic firmware flow control and avoids bus blocking. |
Applications
| Engine Control Unit (ECU) | Advanced Driver Assistance Systems (ADAS) |
|---|---|
Use Scenario: Storing real-time fuel trim values, misfire counters, and OBD-II diagnostic trouble codes (DTCs) across ignition cycles. IC Role / Device Role / Timing Role: Nonvolatile configuration and event-log memory with guaranteed write integrity during rapid engine stop/start transitions. Use Value: Enables compliance with ISO 15031 and SAE J1979 standards by retaining emissions-critical data through 12V battery disconnects and cold cranking events. | Use Scenario: Holding camera calibration offsets, radar sensor fusion parameters, and lane-departure warning thresholds in forward-facing ADAS modules. IC Role / Device Role / Timing Role: High-reliability parameter storage interfaced directly to automotive-qualified microcontrollers (e.g., RH850, S32K) via I²C. Use Value: Maintains sensor accuracy over 15+ years of field operation despite thermal cycling from -40°C winter starts to +125°C under-hood summer conditions. |
| Electronic Power Steering (EPS) | Body Control Module (BCM) |
Use Scenario: Recording steering angle zero-point calibration, motor phase alignment data, and torque sensor offset corrections during dealer service routines. IC Role / Device Role / Timing Role: Secure, WP-protected memory for safety-critical actuator calibration data accessible only during authorized service mode. Use Value: Prevents unauthorized or accidental overwrites of EPS control parameters, supporting ASIL-B functional safety requirements. | Use Scenario: Storing user preferences (window position, mirror tilt), door-lock configuration, and lighting dimming profiles across vehicle life. IC Role / Device Role / Timing Role: Low-power, high-endurance serial EEPROM integrated into LIN/I²C gateway nodes for infotainment and comfort systems. Use Value: Delivers >100,000 seat/mirror adjustment cycles with zero data loss, meeting OEM durability targets for 15-year vehicle service life. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STMicroelectronics M24C04-RMN6TP | Same 4-Kbit density, I²C interface, and SOIC-8 package; operates from 1.7V–5.5V (Grade 3), rated for -40°C to +85°C. | Limited to passenger compartment applications (e.g., HVAC, infotainment); not qualified for under-hood use. | Select when cost sensitivity outweighs extended temperature requirement and board space allows SOIC-8. |
| Renesas R1EX24004ASAS0I | 4-Kbit I²C EEPROM in TSSOP-8; AEC-Q100 Grade 2 (-40°C to +105°C); 1.7V–5.5V supply; 1M write cycles. | Valid for transmission control and some ADAS submodules but excludes high-temperature engine bay deployments. | Choose for mid-temperature automotive zones where UDFN reflow profile constraints exist or legacy TSSOP placement is preferred. |
Compared with M24C04-RMN6TP and R1EX24004ASAS0I, the AT24C04C-MAPD-T uniquely supports full AEC-Q100 Grade 1 operation (-40°C to +125°C) in the smallest footprint (UDFN-8), making it the only option qualified for direct integration into engine management and brake-by-wire ECUs without thermal derating.
Availability
AT24C04C-MAPD-T is available at Aetrix Electronics and suitable for engine control units, ADAS sensor modules, and electronic power steering systems requiring stable component supply across extended automotive lifecycles.
Supply support for AT24C04C-MAPD-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and memory solutions, with deep expertise in automotive qualification and long-term product support.
The AT24C04C-MAPD-T belongs to Microchip's automotive serial EEPROM product line, designed specifically for AEC-Q100-compliant nonvolatile data storage in harsh-temperature vehicle subsystems where reliability, low power, and I²C interoperability are mandatory.
FAQ
What is the maximum I²C clock frequency supported by the AT24C04C-MAPD-T?
The AT24C04C-MAPD-T supports a maximum I²C clock frequency of 400 kHz when operating at VCC = 2.5V, as specified in the AC characteristics table. This matches standard Fast-mode I²C timing and ensures interoperability with automotive microcontrollers such as NXP S32K and Infineon AURIX families without requiring clock stretching or custom timing adjustments.
Does the AT24C04C-MAPD-T require external pull-up resistors on SDA and SCL lines?
Yes, the AT24C04C-MAPD-T requires external pull-up resistors on both SDA and SCL lines because its I²C interface uses open-drain outputs. Typical values range from 1.3 kΩ (for 2.5V/5.5V operation) to 10 kΩ (for 1.7V operation), as defined in the AC measurement conditions section of the datasheet.
How does the Write Protect (WP) pin function on the AT24C04C-MAPD-T?
When the WP pin of the AT24C04C-MAPD-T is driven high (to VCC), it disables all write operations to the entire memory array - including byte, page, and sequential writes - while preserving full read functionality. When WP is grounded, normal read/write operations resume. This hardware-level protection prevents corruption during power-up, reset, or EMI events.
What package type is used for the AT24C04C-MAPD-T, and what are its dimensions?
The AT24C04C-MAPD-T uses an 8-pad Ultra Thin Dual No-Lead (UDFN) package designated as 8MA2, measuring 2.0 mm × 3.0 mm with 0.50 mm pin pitch. Its low-profile construction (0.55 mm max height) supports high-density automotive PCB layouts and automated reflow assembly per JEDEC J-STD-020 moisture sensitivity level 3.
Is the AT24C04C-MAPD-T compatible with other devices in the AT24CxxC family?
Yes, the AT24C04C-MAPD-T shares identical I²C protocol, pinout, and command structure with AT24C01C, AT24C02C, and AT24C08C variants. However, memory size, page length (16 bytes vs. 8 bytes), and address pin usage differ - for example, A0 is NC on AT24C04C-MAPD-T but active on AT24C01C/02C, requiring schematic review before substitution.
AT24C04C-MAPD-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-UFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 512 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-UDFN (2x3)
AT24C04C-MAPD-T FAQ
1.How can I place an order for AT24C04C-MAPD-T through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C04C-MAPD-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C04C-MAPD-T reliable?
The price and inventory of AT24C04C-MAPD-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C04C-MAPD-T is usually 5 days.
3.What payment methods are accepted for AT24C04C-MAPD-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C04C-MAPD-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C04C-MAPD-T?
AT24C04C-MAPD-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C04C-MAPD-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C04C-MAPD-T?
For technical support, including AT24C04C-MAPD-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C04C-MAPD-T requirements.
6.How does Aetrix verify that AT24C04C-MAPD-T is sourced from the original manufacturer or authorized distributors?
All AT24C04C-MAPD-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C04C-MAPD-T meets industry standards.
7.What is the process for return or replacement of AT24C04C-MAPD-T?
All AT24C04C-MAPD-T units undergo pre-shipment inspection (PSI). If there is an issue with AT24C04C-MAPD-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C04C-MAPD-T part is unused and in its original packaging.
Return procedure for AT24C04C-MAPD-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C04C-MAPD-T Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

