Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Microchip Technology AT24C04C-SSPD-T

Name: AT24C04C-SSPD-T
Brand: Microchip Technology
SKU: AT24C04C-SSPD-T
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AT24C04C-SSPD-T

Manufacturer:: Microchip Technology

Category:: Memory

Package:: 8-SOIC (0.154", 3.90mm Width)

Datasheet:: AT24C04C-SSPD-T.pdf

Description:: IC EEPROM 4KBIT I2C 400KHZ 8SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,206

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AT24C04C-SSPD-T from Microchip Technology (formerly Atmel) is a 4-kilobit (512 × 8) automotive-grade serial EEPROM with I²C-compatible 2-wire interface, operating from 2.5V to 5.5V over -40°C to +125°C, featuring 16-byte page write capability, hardware write protection via WP pin, and 1,000,000 write cycles endurance. It serves as nonvolatile configuration storage in engine control units, ADAS sensor modules, and body electronics.

For engineers reviewing the AT24C04C-SSPD-T datasheet, AT24C04C-SSPD-T pinout, AT24C04C-SSPD-T application, or AT24C04C-SSPD-T equivalent, key selection criteria include Grade 1 automotive qualification, JEDEC SOIC-8 packaging, 400kHz I²C timing compliance at 2.5V, Schmitt-trigger noise-immune inputs, and partial-page write support for firmware parameter updates.

Technical Context

The AT24C04C-SSPD-T implements a synchronous serial interface using open-drain SDA and edge-triggered SCL pins, with internal address counter and page buffer logic enabling sequential and random read/write operations. Its memory array is organized into 32 pages of 16 bytes each, requiring a 9-bit word address for addressing.

It integrates a high-voltage pump for EEPROM programming, self-timed write cycle (≤5ms), and hardware write protection that disables all writes when WP = VCC. The device supports acknowledge polling and 2-wire software reset for bus recovery after protocol errors or power loss.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Size	4,096 bits (512 words × 8 bits), sufficient for storing calibration data, VIN, ECU firmware flags, or sensor offsets.
Interface	I²C-compatible 2-wire serial bus with 400kHz max clock frequency at 2.5V - compatible with standard microcontroller I²C peripherals without level-shifting.
Supply Voltage	2.5V to 5.5V (Grade 1), enabling direct connection to 3.3V or 5V automotive power rails without regulation.
Operating Temperature	-40°C to +125°C - qualified per AEC-Q100 Grade 1 for under-hood and transmission control applications.
Write Endurance	1,000,000 write cycles - supports frequent reprogramming of vehicle-specific parameters across full product lifecycle.
Data Retention	100 years at 125°C - ensures long-term integrity of safety-critical configuration data without refresh.
Page Write Size	16-byte pages - allows efficient bulk update of related parameters (e.g., 16-channel ADC calibration coefficients) in single transaction.

Pinout & Package

AT24C04C-SSPD-T uses an 8-lead JEDEC SOIC package (8S1), 0.150" wide, with gull-wing leads and NiPdAu lead finish. Pin 1 is marked by notch or bevel on top surface.

Pin/Terminal	Circuit Role	Design Meaning
A0	No-connect (NC)	Not bonded internally for AT24C04C; must be left unconnected or tied to GND/VCC - no effect on device addressing.
A1	Device Address Input	Hardwired input used with A2 to select one of four possible I²C slave addresses (1010A2A1xx) on shared bus.
A2	Device Address Input	Hardwired input used with A1 to configure device address; enables up to four AT24C04C devices on same I²C bus.
GND	Ground Reference	Primary return path for VCC and signal currents; requires low-impedance connection to system ground plane.
VCC	Power Supply	Supplies core logic and EEPROM programming voltage; bypass capacitor (0.1μF ceramic) required within 10mm of pin.
WP	Write Protect Control	Active-high hardware lock: WP = VCC disables all write operations (full-array protection); WP = GND enables normal read/write.
SCL	Serial Clock Input	Positive-edge sampled clock for synchronizing data transfers; requires external pull-up resistor (typically 2.2kΩ–10kΩ).
SDA	Serial Data I/O	Open-drain bidirectional bus line; shares pull-up with other I²C devices; supports multi-master arbitration and clock stretching.

Key Features

Feature	Design Value
Schmitt-trigger inputs	Enables reliable operation in noisy automotive environments by rejecting sub-50ns glitches on SCL/SDA lines.
Partial page writes	Allows writing fewer than 16 bytes to a page without corrupting adjacent data - critical for atomic updates of individual configuration fields.
Self-timed write cycle	Eliminates need for external write timing control; host can poll ACK or wait fixed 5ms before next command.
Extended voltage range	2.5V–5.5V operation supports both 3.3V MCU interfaces and legacy 5V automotive subsystems without level translation.
Automotive Grade 1 qualification	Validated for continuous operation at 125°C ambient, meeting AEC-Q100 stress test requirements for mission-critical ECUs.

Applications

Engine Control Unit (ECU)	Advanced Driver Assistance Systems (ADAS)
Use Scenario: Storing real-time calibration tables for fuel injection timing, knock sensor thresholds, and OBD-II diagnostic trouble codes (DTCs) that persist across ignition cycles. IC Role / Device Role / Timing Role: Nonvolatile configuration register bank accessed via I²C during boot and runtime; retains data during cold cranking (VCC dip to 2.5V). Use Value: Enables field-updatable engine maps without requiring flash reprogramming, reducing service time and supporting regional emission compliance variants.	Use Scenario: Holding camera lens focus offsets, radar beam alignment coefficients, and sensor fusion weighting factors in forward collision warning modules. IC Role / Device Role / Timing Role: Parameter storage element interfaced to SoC's I²C controller; accessed during sensor initialization and periodic recalibration routines. Use Value: Maintains sensor accuracy across thermal cycling (-40°C to 125°C) and vehicle lifetime, eliminating drift-induced false positives in safety-critical alerts.
Body Control Module (BCM)	Infotainment System
Use Scenario: Saving user preferences (seat position, mirror angle, lighting profiles) and door lock configuration states in centralized body electronics. IC Role / Device Role / Timing Role: Persistent settings repository with hardware write protection (WP tied to ignition signal) to prevent accidental overwrite during CAN bus activity. Use Value: Guarantees retention of personalized settings for >100 years even after battery disconnect, improving customer satisfaction and reducing warranty claims.	Use Scenario: Storing display brightness curves, audio equalizer presets, and Bluetooth pairing keys in head unit mainboard. IC Role / Device Role / Timing Role: Low-power configuration memory accessed only during boot or user setting changes; draws ≤4.0μA standby current at 5.0V. Use Value: Reduces system-level power consumption during sleep mode while preserving user experience continuity across power cycles.

Engine Control Unit (ECU)

Advanced Driver Assistance Systems (ADAS)

Use Scenario: Storing real-time calibration tables for fuel injection timing, knock sensor thresholds, and OBD-II diagnostic trouble codes (DTCs) that persist across ignition cycles.

IC Role / Device Role / Timing Role: Nonvolatile configuration register bank accessed via I²C during boot and runtime; retains data during cold cranking (VCC dip to 2.5V).

Use Value: Enables field-updatable engine maps without requiring flash reprogramming, reducing service time and supporting regional emission compliance variants.

Use Scenario: Holding camera lens focus offsets, radar beam alignment coefficients, and sensor fusion weighting factors in forward collision warning modules.

IC Role / Device Role / Timing Role: Parameter storage element interfaced to SoC's I²C controller; accessed during sensor initialization and periodic recalibration routines.

Use Value: Maintains sensor accuracy across thermal cycling (-40°C to 125°C) and vehicle lifetime, eliminating drift-induced false positives in safety-critical alerts.

Body Control Module (BCM)

Infotainment System

Use Scenario: Saving user preferences (seat position, mirror angle, lighting profiles) and door lock configuration states in centralized body electronics.

IC Role / Device Role / Timing Role: Persistent settings repository with hardware write protection (WP tied to ignition signal) to prevent accidental overwrite during CAN bus activity.

Use Value: Guarantees retention of personalized settings for >100 years even after battery disconnect, improving customer satisfaction and reducing warranty claims.

Use Scenario: Storing display brightness curves, audio equalizer presets, and Bluetooth pairing keys in head unit mainboard.

IC Role / Device Role / Timing Role: Low-power configuration memory accessed only during boot or user setting changes; draws ≤4.0μA standby current at 5.0V.

Use Value: Reduces system-level power consumption during sleep mode while preserving user experience continuity across power cycles.

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
STMicroelectronics M24C04-RMN6TP	Same 4K density, SOIC-8, 1.7–5.5V, but Grade 3 (-40°C to +85°C); lacks AEC-Q100 Grade 1 qualification.	Restricted to cabin electronics (infotainment, HVAC), not suitable for under-hood or safety-critical systems.	Select when cost sensitivity outweighs extended temperature requirement and AEC-Q100 compliance is not mandated.
ON Semiconductor CAT24C04HU4I-GT3	4K, SOIC-8, 1.7–5.5V, AEC-Q100 Grade 1, but 100kHz max I²C speed at 1.7V - slower than AT24C04C-SSPD-T's 400kHz at 2.5V.	Compatible for low-speed configuration storage but unsuitable for high-throughput parameter logging or rapid firmware patching.	Choose when supply voltage may drop below 2.5V (e.g., start-stop systems) and reduced bandwidth is acceptable.

Compared with M24C04-RMN6TP and CAT24C04HU4I-GT3, AT24C04C-SSPD-T uniquely delivers 400kHz I²C performance at 2.5V within Grade 1 automotive qualification - making it optimal for time-sensitive, safety-relevant applications where both speed and environmental robustness are mandatory.

Availability

AT24C04C-SSPD-T is available at Aetrix Electronics and suitable for engine control units, ADAS sensor modules, and body control modules requiring stable component supply across automotive production lifecycles.

Supply support for AT24C04C-SSPD-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and memory solutions, with deep expertise in automotive and industrial embedded systems.

The AT24C04C-SSPD-T belongs to Microchip's automotive-qualified serial EEPROM product line, designed specifically for reliable nonvolatile data storage in harsh environments where extended temperature operation, high endurance, and AEC-Q100 compliance are essential.

FAQ

What is the maximum I²C clock frequency supported by AT24C04C-SSPD-T?

The AT24C04C-SSPD-T supports up to 400kHz I²C clock frequency when operating at VCC ≥ 2.5V. This is specified in the AC Characteristics table (Table 5-3) of the datasheet and applies across its full Grade 1 temperature range (-40°C to +125°C). At lower voltages (e.g., 1.7V), the maximum frequency drops to 100kHz - but AT24C04C-SSPD-T is rated for 2.5V–5.5V only, so 400kHz is its guaranteed operational limit. The AT24C04C-SSPD-T uses standard I²C timing parameters including tLOW ≥ 1200ns and tHIGH ≥ 600ns.

Is AT24C04C-SSPD-T pin-compatible with AT24C02C-SSPD-T or AT24C08C-SSPD-T?

Yes, AT24C04C-SSPD-T is pin-compatible with AT24C02C-SSPD-T and AT24C08C-SSPD-T in the same JEDEC SOIC-8 package (8S1). All three share identical pinout: A0 (NC for AT24C04C), A1, A2, GND, VCC, WP, SCL, SDA. However, device addressing differs - AT24C04C uses only A2/A1 (A0 is NC), while AT24C08C uses only A2 and AT24C02C uses A2/A1/A0. So while PCB layout is identical, firmware must configure correct I²C address (1010A2A10 for AT24C04C) to avoid bus conflicts.

Does AT24C04C-SSPD-T require external pull-up resistors on SDA and SCL lines?

Yes, AT24C04C-SSPD-T requires external pull-up resistors on both SDA and SCL lines because its I²C interface uses open-drain outputs. The datasheet specifies typical values of 2.2kΩ to 10kΩ depending on bus capacitance and speed; for 400kHz operation with ≤400pF total bus capacitance, 4.7kΩ is commonly used. These resistors must connect to the same VCC rail as the AT24C04C-SSPD-T (2.5V–5.5V) and be placed close to the device to minimize noise coupling and ensure clean signal edges.

How does the Write Protect (WP) pin function on AT24C04C-SSPD-T?

On AT24C04C-SSPD-T, the WP pin provides hardware-level write protection: when WP is driven high (tied to VCC), the entire memory array is locked against write and page-write commands - only read operations are permitted. When WP is low (tied to GND), normal read/write functionality is enabled. Unlike some EEPROMs, AT24C04C-SSPD-T does not support byte-level or block-level software write protection; WP is an all-or-nothing hardware enable. The pin has Schmitt-trigger input for noise immunity and accepts valid logic levels across the full VCC range.

What is the page size and write cycle time for AT24C04C-SSPD-T?

The AT24C04C-SSPD-T has a page size of 16 bytes and a maximum self-timed write cycle time of 5ms. This means up to 16 bytes can be written in a single Page Write operation, and the device internally manages programming timing - no external delay is needed beyond waiting for the 5ms worst-case completion. After issuing a Stop condition to end a write sequence, the host can use Acknowledge Polling (repeated Start + device address) to detect completion, or simply wait 5ms. This 16-byte page size optimizes efficiency for storing grouped parameters like sensor calibration sets or configuration blocks.

AT24C04C-SSPD-T Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 8-SOIC (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 4Kbit

Memory Organization:: 512 x 8

Memory Interface:: I2C

Clock Frequency:: 400 kHz

Write Cycle Time - Word, Page:: 5ms

Access Time:: 900 ns

Voltage - Supply:: 2.5V ~ 5.5V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: 8-SOIC

AT24C04C-SSPD-T FAQ

1.How can I place an order for AT24C04C-SSPD-T through Aetrix?

Please submit a Request for Quotation (RFQ) for AT24C04C-SSPD-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AT24C04C-SSPD-T reliable?

The price and inventory of AT24C04C-SSPD-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C04C-SSPD-T is usually 5 days.

3.What payment methods are accepted for AT24C04C-SSPD-T?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C04C-SSPD-T transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AT24C04C-SSPD-T?

AT24C04C-SSPD-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AT24C04C-SSPD-T order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AT24C04C-SSPD-T?

For technical support, including AT24C04C-SSPD-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C04C-SSPD-T requirements.

6.How does Aetrix verify that AT24C04C-SSPD-T is sourced from the original manufacturer or authorized distributors?

All AT24C04C-SSPD-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C04C-SSPD-T meets industry standards.

7.What is the process for return or replacement of AT24C04C-SSPD-T?

All AT24C04C-SSPD-T units undergo pre-shipment inspection (PSI). If there is an issue with AT24C04C-SSPD-T, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AT24C04C-SSPD-T part is unused and in its original packaging.

Return procedure for AT24C04C-SSPD-T:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…