Microchip Technology AT24C04C-STUM-T
- Part No.:
- AT24C04C-STUM-T
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- SOT-23-5 Thin, TSOT-23-5
- Datasheet:
-
AT24C04C-STUM-T.pdf
- Description:
- IC EEPROM 4KBIT I2C 1MHZ SOT23-5
- Quantity:
- Payment:

- Shipping:

Inventory:17,468
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C04C-STUM-T from Microchip Technology is a 4-Kbit I²C-compatible serial EEPROM organized as 512 × 8 bits, operating from 1.7V to 5.5V with industrial temperature range (−40°C to +85°C), 1 MHz Fast Mode Plus support at ≥2.5V, and hardware write-protection via WP pin - used for nonvolatile parameter storage in embedded controllers, power management units, and sensor calibration modules.
For engineers reviewing the AT24C04C-STUM-T datasheet, AT24C04C-STUM-T pinout, AT24C04C-STUM-T application, or AT24C04C-STUM-T equivalent, key selection considerations include I²C bus voltage compatibility (1.7–5.5V), page-write capability (16-byte pages), ultra-low standby current (≤6 μA), and hardware address inputs (A1/A2) enabling up to four devices on one bus.
Technical Context
The AT24C04C-STUM-T implements a two-wire I²C interface with Schmitt-triggered, noise-filtered SDA/SCL inputs and supports Standard (100 kHz), Fast (400 kHz), and Fast Mode Plus (1 MHz) speeds depending on VCC level. It uses an internal high-voltage generation circuit for EEPROM programming and includes a Power-on Reset (POR) circuit with 100 µs tPUP delay after stable VCC.
Memory is organized into 32 pages of 16 bytes each, supporting byte-write, page-write, random-read, and sequential-read operations. The A1 and A2 pins serve as hardwired device address inputs (A1 active on AT24C04C only), enabling up to four devices on a shared bus; WP pin provides full-array hardware write protection when tied to VCC.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 4 Kbit (512 × 8 bits) - sufficient for firmware configuration, calibration data, and device identity storage in space-constrained systems. |
| Supply voltage | 1.7V to 5.5V - enables direct interfacing with 1.8V, 2.5V, 3.3V, and 5V microcontrollers without level shifters. |
| I²C speed modes | 100 kHz (1.7–5.5V), 400 kHz (1.7–5.5V), 1 MHz (2.5–5.5V) - allows bandwidth scaling based on host controller capability and noise environment. |
| Write endurance | 1,000,000 cycles - supports frequent field-updatable parameters such as metering logs or adaptive tuning values. |
| Data retention | 100 years at 55°C - ensures long-term reliability for industrial equipment with multi-decade service life. |
| Standby current | ≤6 μA at 5.5V - minimizes battery drain in always-on IoT edge nodes and portable instrumentation. |
| Page write size | 16 bytes per page - enables efficient partial updates of configuration blocks without erasing full sectors. |
Pinout & Package
AT24C04C-STUM-T is packaged in an 8-lead SOIC (Small Outline Integrated Circuit) with gull-wing leads, RoHS-compliant, lead-free finish, and moisture sensitivity level (MSL) 3 per J-STD-020.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A1 | Device address input | Hardwired to GND or VCC to configure one of four possible I²C slave addresses (1010xx0); required for multi-device bus topology. |
| A2 | Device address input | Second address bit enabling unique addressing alongside A1; floating state internally pulled down to GND. |
| GND | Ground reference | System return path for VCC and signal logic; must be low-impedance connection to minimize noise coupling into SDA/SCL. |
| SDA | Serial data bidirectional I/O | Open-drain line requiring external pull-up (≤10 kΩ); shared across multiple I²C devices; carries command, address, and data. |
| SCL | Serial clock input | Host-generated clock controlling timing of all transfers; rising edge latches input, falling edge outputs data; requires pull-up. |
| WP | Hardware write-protect control | Tied to VCC to disable all writes (full-array protection); tied to GND for normal operation; floating defaults to GND via internal pull-down. |
| VCC | Power supply | Single 1.7–5.5V supply powering logic and EEPROM array; slew rate ≤0.1 V/µs required during power-up. |
Key Features
| Feature | Design Value |
|---|---|
| 16-byte page write mode | Enables burst writes within a single page boundary, reducing I²C transaction overhead versus byte-by-byte writes. |
| Schmitt-triggered, filtered inputs | Rejects fast transients and EMI-induced glitches on SDA/SCL, improving robustness in electrically noisy industrial environments. |
| Self-timed write cycle | Internal erase/write completes within 5 ms maximum - eliminates need for host polling delay beyond ACK timeout. |
| ESD protection >4,000V | Meets HBM Class 3A requirements, allowing safe handling and board-level integration without additional protection circuitry. |
| Green package options | Lead-free, halide-free, RoHS-compliant SOIC package supports environmentally regulated industrial and consumer deployments. |
Applications
| Industrial Sensor Calibration | Smart Meter Configuration Storage |
|---|---|
Use Scenario: Storing factory-calibrated offset/gain coefficients and temperature compensation tables for analog sensor front-ends in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile parameter register accessed during system boot and runtime recalibration; communicates via I²C at 100–400 kHz. Use Value: Enables field-replaceable sensor modules with persistent calibration data independent of host MCU firmware updates. | Use Scenario: Retaining tariff schedules, billing counters, tamper logs, and communication settings in electricity/water/gas meters with 10+ year field life. IC Role / Device Role / Timing Role: Secure, low-power configuration memory accessed infrequently but requiring guaranteed 100-year data retention at elevated ambient temperatures. Use Value: Eliminates need for battery-backed SRAM while meeting ANSI C12.1 and IEC 62056 compliance for utility-grade metering accuracy. |
| Embedded Controller Boot Parameters | IoT Edge Node Identity & Keys |
Use Scenario: Holding bootloader configuration flags, UART baud rates, watchdog timeouts, and peripheral enable states in HVAC controllers and motor drives. IC Role / Device Role / Timing Role: I²C-configurable startup register mapped early in boot sequence; accessed at 400 kHz during initialization before main application starts. Use Value: Allows OEM-specific customization without recompiling firmware, supporting multi-product variants from single binary image. | Use Scenario: Storing device-unique identifiers (UID), X.509 certificate fingerprints, and symmetric keys for TLS mutual authentication in battery-powered wireless sensors. IC Role / Device Role / Timing Role: Secure provisioning memory accessed once per session during TLS handshake; write-protected after initial enrollment using WP pin. Use Value: Provides hardware-rooted identity with write-protection against firmware-level key extraction attempts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24C04D-STUM-T | Same 4-Kbit capacity and SOIC-8 package, but newer revision with enhanced ESD (6 kV HBM) and extended AC timing margin at 1.7V. | Preferred for new designs targeting higher EMC immunity or operating near 1.7V minimum VCC. | Select AT24C04D-STUM-T if qualification for IEC 61000-4-2 Level 4 ESD is required or if system VCC tolerance is tight below 2.0V. |
| M24C04-RMN6TP | 4-Kbit I²C EEPROM in 8-lead TSSOP; identical 1.7–5.5V range and 1 MHz FM+ support, but lacks A1 pin (only A2 address bit). | Suitable where only two devices max per bus are needed and board layout favors TSSOP over SOIC. | Choose M24C04-RMN6TP when footprint constraints favor thinner TSSOP or when A1 pin functionality is unnecessary. |
Compared with AT24C04C-STUM-T, AT24C04D-STUM-T offers improved ESD robustness and tighter low-voltage timing, while M24C04-RMN6TP reduces address flexibility (no A1) but provides identical core functionality in a smaller TSSOP package - both require validation of WP pin behavior and page-write timing in target application.
Availability
AT24C04C-STUM-T is available at Aetrix Electronics and suitable for industrial sensor calibration, smart meter configuration storage, and embedded controller boot parameter retention requiring stable component supply across multi-year production cycles.
Supply support for AT24C04C-STUM-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and nonvolatile memory solutions, with global manufacturing and quality certifications including ISO 9001 and IATF 16949.
The AT24C04C belongs to Microchip's legacy I²C serial EEPROM product line, designed specifically for reliable, low-power, and cost-effective nonvolatile data storage in industrial, automotive, and consumer control systems.
FAQ
What is the maximum I²C clock frequency supported by the AT24C04C-STUM-T?
The AT24C04C-STUM-T supports 100 kHz Standard Mode across its full 1.7–5.5V range, 400 kHz Fast Mode also from 1.7–5.5V, and 1 MHz Fast Mode Plus only when VCC is 2.5V or higher. These modes are not simultaneously active - the host must configure clock speed according to applied VCC and noise conditions. The AT24C04C-STUM-T does not auto-negotiate speed; timing compliance must be verified per Table 4-3 in DS20006127B.
Does the AT24C04C-STUM-T require external pull-up resistors on SDA and SCL lines?
Yes, the AT24C04C-STUM-T requires external pull-up resistors on both SDA and SCL lines because SDA is open-drain and SCL is a CMOS input. Microchip specifies maximum pull-up values of 10 kΩ for 100 kHz, 4 kΩ for 400 kHz, and 1.3 kΩ for 1 MHz operation, with recommended resistor tolerance ≤5% and placement near the bus master. Failure to use appropriate pull-ups will cause communication failures or excessive rise times violating I²C timing specs.
How does the Write-Protect (WP) pin function on the AT24C04C-STUM-T?
The WP pin on the AT24C04C-STUM-T disables all write operations (byte, page, and erase) when driven to VCC; it enables normal writes when tied to GND. If left floating, the internal weak pull-down asserts GND logic, permitting writes - but Microchip recommends hardwiring WP to avoid noise-induced false writes. The AT24C04C-STUM-T does not support partial-array protection; WP activation always protects the entire 4-Kbit memory space.
Can the AT24C04C-STUM-T operate reliably at 1.7V supply voltage?
Yes, the AT24C04C-STUM-T is fully specified for operation at 1.7V, including DC characteristics (e.g., ICC1 ≤1.0 mA during read), AC timing (100 kHz and 400 kHz modes), and functional correctness. However, 1 MHz Fast Mode Plus is disabled below 2.5V, and power-up slew rate must not exceed 0.1 V/µs. At 1.7V, VOL remains ≤0.2V with IOL = 0.15 mA, ensuring compatible logic levels with 1.8V microcontrollers.
What is the memory organization and addressing scheme of the AT24C04C-STUM-T?
The AT24C04C-STUM-T organizes its 4-Kbit memory as 512 words × 8 bits, grouped into 32 pages of 16 bytes each. Its 7-bit I²C slave address is formed as 1010xx0, where 'xx' corresponds to the logic states of A2 and A1 pins (hardwired to GND/VCC). This allows up to four AT24C04C-STUM-T devices on one bus. Internal address counter auto-increments during sequential reads, wrapping from 511 back to 0.
AT24C04C-STUM-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- SOT-23-5 Thin, TSOT-23-5
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 512 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 550 ns
- Voltage - Supply:
- 1.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-5
AT24C04C-STUM-T FAQ
1.How can I place an order for AT24C04C-STUM-T through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C04C-STUM-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C04C-STUM-T reliable?
The price and inventory of AT24C04C-STUM-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C04C-STUM-T is usually 5 days.
3.What payment methods are accepted for AT24C04C-STUM-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C04C-STUM-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C04C-STUM-T?
AT24C04C-STUM-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C04C-STUM-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C04C-STUM-T?
For technical support, including AT24C04C-STUM-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C04C-STUM-T requirements.
6.How does Aetrix verify that AT24C04C-STUM-T is sourced from the original manufacturer or authorized distributors?
All AT24C04C-STUM-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C04C-STUM-T meets industry standards.
7.What is the process for return or replacement of AT24C04C-STUM-T?
All AT24C04C-STUM-T units undergo pre-shipment inspection (PSI). If there is an issue with AT24C04C-STUM-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C04C-STUM-T part is unused and in its original packaging.
Return procedure for AT24C04C-STUM-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C04C-STUM-T Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
