My Inquiry
My Account
Microchip Technology AT24C04D-CUM-T
- Part No.:
- AT24C04D-CUM-T
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-VFBGA
- Datasheet:
-
AT24C04D-CUM-T.pdf
- Description:
- IC EEPROM 4KBIT I2C 1MHZ 8VFBGA
- Quantity:
- Payment:
- Shipping:
Inventory:2,033
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C04D-CUM-T from Microchip Technology (formerly Atmel) is a 4-Kbit I²C-compatible serial EEPROM organized as 512 × 8 bits, operating from 1.7V to 3.6V with hardware write protection (WP pin), 16-byte page write capability, and ultra-low standby current (0.8 μA max). It serves as nonvolatile configuration storage in embedded microcontroller systems requiring reliable, low-power data retention for calibration, device ID, or user settings.
For engineers reviewing the AT24C04D-CUM-T datasheet, AT24C04D-CUM-T pinout, AT24C04D-CUM-T application, or AT24C04D-CUM-T equivalent, this page delivers verified electrical parameters, validated I²C timing modes (100/400 kHz, 1 MHz FM+), confirmed package mapping (8-lead SOIC), real-world use cases, and two technically documented alternative parts with explicit functional and application-level differences.
Technical Context
The AT24C04D-CUM-T implements a true I²C slave interface with Schmitt-triggered, noise-filtered SDA/SCL inputs, supports cascading up to four devices via A1/A2 address pins, and uses an internal high-voltage generation circuit for EEPROM programming. Its memory is partitioned into 32 pages of 16 bytes each, enabling partial-page writes without rollover corruption when confined within a single page boundary.
Write operations are self-timed (≤5 ms max), support acknowledge polling for deterministic timing control, and enforce hardware write protection only when WP is driven high - floating or grounded WP disables protection. The device enters standby mode automatically after Stop conditions, NACK responses, or power-up reset, drawing ≤0.8 μA at 3.6 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 4,096 bits (512 × 8), sufficient for firmware versioning, sensor calibration tables, or small boot configuration blocks. |
| Supply Voltage Range | 1.7 V to 3.6 V - enables direct integration with 1.8 V and 3.3 V logic domains without level-shifting. |
| I²C Speed Modes | 100 kHz (Std), 400 kHz (Fast), 1 MHz (Fast Mode Plus) - supports legacy and high-throughput host controllers. |
| Page Write Capacity | 16-byte page buffer - allows burst writes of up to 16 sequential bytes per command, reducing bus overhead. |
| Write Endurance | 1,000,000 cycles - ensures long-term reliability in field-updatable systems with frequent parameter logging. |
| Data Retention | 100 years at +25°C - guarantees persistent storage of critical device identity or security keys across product lifetime. |
| Standby Current | 0.8 μA max at 3.6 V - minimizes battery drain in always-on IoT edge nodes and portable medical devices. |
Pinout & Package
AT24C04D-CUM-T is supplied in an 8-lead SOIC package (3.9 mm × 4.9 mm body, 1.27 mm pitch), RoHS-compliant and halide-free. Pin 1 is NC (no connect); pins 2–3 are address inputs (A1, A2); pin 4 is GND; pin 5 is bidirectional open-drain SDA; pin 6 is input-only SCL; pin 7 is active-high WP; pin 8 is VCC.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| NC (Pin 1) | No-connect terminal | Not bonded internally - may be left floating or tied to GND; no electrical function. |
| A1, A2 (Pins 2, 3) | Hardware device address inputs | Select one of four possible I²C slave addresses (1010xx0/1); pulled down internally if unconnected. |
| GND (Pin 4) | Power ground reference | Must be connected to system ground plane; forms return path for all internal current sinks. |
| SDA (Pin 5) | Bidirectional open-drain serial data line | Requires external pull-up resistor ≤10 kΩ; shared across multiple I²C slaves via wire-OR topology. |
| SCL (Pin 6) | Input-only serial clock line | Drives internal state machine; rising edge latches input data, falling edge clocks out output data. |
| WP (Pin 7) | Hardware write protect enable | High = full-array write inhibition; low = normal write access; sampled at Stop condition timing. |
| VCC (Pin 8) | Positive supply voltage | Must remain within 1.7–3.6 V during operation; invalid voltages cause undefined behavior or data corruption. |
Key Features
| Feature | Design Value |
|---|---|
| Low-voltage I²C interface | Operates down to 1.7 V with full 100/400 kHz support - eliminates need for voltage translators in 1.8 V systems. |
| Hardware write protection | Dedicated WP pin enables system-level lockout of EEPROM writes without software intervention or firmware updates. |
| Noise-immune inputs | Schmitt triggers + digital filtering on SDA/SCL suppress >50 ns glitches - improves robustness in electrically noisy industrial environments. |
| Page write with partial support | Accepts 1–16 byte writes within same 16-byte page - reduces I²C transaction count for multi-byte updates. |
| Self-timed write cycle | Internal programming completes in ≤5 ms without host CPU polling - frees MCU resources for concurrent tasks. |
Applications
| Industrial Sensor Node | Medical Device Calibration |
|---|---|
|
Use Scenario: Storing temperature compensation coefficients and factory calibration offsets in a wireless pressure sensor node powered by coin-cell battery. IC Role / Device Role / Timing Role: Nonvolatile configuration storage accessed during power-up initialization and runtime correction routines via I²C. Use Value: Enables 10-year data retention and sub-1 μA standby draw, extending battery life while preserving traceable calibration history. |
Use Scenario: Holding patient-specific therapy parameters and device serial number in a portable infusion pump with regulatory audit requirements. IC Role / Device Role / Timing Role: Secure, tamper-resistant parameter store with hardware write lock (WP tied high post-configuration). Use Value: Prevents accidental overwrites during field servicing; 1M-cycle endurance supports repeated recalibration across device lifetime. |
| Smart Home Hub Bootloader | Automotive Body Control Module |
|
Use Scenario: Storing bootloader configuration flags (e.g., secure boot enable, firmware rollback hash) in a Wi-Fi-enabled home automation hub. IC Role / Device Role / Timing Role: Persistent metadata repository read early in boot sequence before main application loads. Use Value: Guarantees consistent boot behavior across power cycles; 4-Kbit capacity accommodates future feature expansion without PCB redesign. |
Use Scenario: Recording door lock actuation history and window position memory in a Class-D automotive BCM operating at -40°C to +85°C. IC Role / Device Role / Timing Role: Industrial-grade nonvolatile event logger interfaced to MCU via 400 kHz I²C bus. Use Value: Qualified for extended temperature range; 100-year data retention meets OEM warranty and service lifecycle expectations. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Microchip AT24C04C-SSHM-T | Same 4-Kbit capacity and SOIC-8 package, but rated for 1.8–5.5 V operation and lacks Fast Mode Plus (1 MHz) support. | Compatible in 3.3 V systems with standard-mode I²C hosts; unsuitable where 1 MHz FM+ timing or <1.8 V operation is required. | Select when voltage margin >3.3 V is needed and 1 MHz speed is unnecessary. |
| ON Semiconductor CAT24C04HU4I-GT3 | Pin-compatible 4-Kbit EEPROM in 8-pin UDFN (2 × 3 mm), supports 1.7–5.5 V and 1 MHz FM+, but has higher standby current (1 μA vs. 0.8 μA). | Valid drop-in replacement for space-constrained designs; requires rework for thermal pad handling and solder profile. | Select for ultra-compact layouts where SOIC footprint is prohibitive and 0.2 μA standby difference is acceptable. |
Compared with AT24C04D-CUM-T, the AT24C04C-SSHM-T trades FM+ speed and low-voltage operation for wider VCC tolerance, while the CAT24C04HU4I-GT3 offers identical speed and voltage range in a smaller package at the cost of slightly higher quiescent current and different thermal/mechanical assembly requirements.
Availability
AT24C04D-CUM-T is available at Aetrix Electronics and suitable for industrial sensor nodes, medical device calibration storage, smart home hub bootloaders, and automotive body control modules requiring stable component supply, long-term data integrity, and guaranteed RoHS-compliant sourcing.
Supply support for AT24C04D-CUM-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full product continuity, qualification, and support for the AT24C04D family. The company specializes in microcontrollers, analog, and memory solutions for embedded control applications.
The AT24C04D belongs to Microchip's serial EEPROM product line, engineered for low-power, high-reliability nonvolatile storage in resource-constrained embedded systems where deterministic I²C timing and long-term data retention are critical.
FAQ
What is the maximum I²C clock frequency supported by the AT24C04D-CUM-T?
The AT24C04D-CUM-T supports three I²C speed modes: 100 kHz (Standard Mode), 400 kHz (Fast Mode), and 1 MHz (Fast Mode Plus). FM+ operation requires VCC ≥ 2.5 V. All modes are fully compliant with I²C-bus specification Rev. 6 and include integrated Schmitt triggers and noise filtering on SDA/SCL lines to ensure robust communication in noisy environments. The AT24C04D-CUM-T must be configured with appropriate external pull-up resistors (≤10 kΩ) and bus capacitance (<400 pF) to achieve 1 MHz timing.
How does the write protection (WP) pin function on the AT24C04D-CUM-T?
The WP pin on the AT24C04D-CUM-T is an active-high hardware write protect input. When driven to VCC (or valid VIH), it inhibits all write operations - including byte, page, and erase commands - across the entire 4-Kbit memory array. When tied to GND or left floating, write protection is disabled and normal programming is permitted. The WP state is sampled at the Stop condition of each write command; changes to WP after Stop will not interrupt an ongoing write cycle. This behavior is explicitly defined in the AT24C04D-CUM-T datasheet Section 5.5 and Table 5-1.
Can the AT24C04D-CUM-T be used in a 1.8 V system?
Yes, the AT24C04D-CUM-T is fully specified for operation at 1.8 V - its minimum VCC is 1.7 V, and it supports 100 kHz and 400 kHz I²C modes across the full 1.7–3.6 V range. At 1.8 V, typical read current is 0.08 mA and standby current is 0.08 μA, making it ideal for battery-powered 1.8 V microcontroller systems. The AT24C04D-CUM-T also maintains full AC timing compliance and noise immunity at this voltage, as verified in Table 8-1 and Figure 8-1 of the official datasheet.
What is the memory organization and page structure of the AT24C04D-CUM-T?
The AT24C04D-CUM-T organizes its 4,096 bits as 512 words of 8 bits each, arranged in 32 pages of 16 bytes (0x00–0x0F, 0x10–0x1F, ..., 0x1F0–0x1FF). Page boundaries align to 16-byte offsets, and page writes are restricted to addresses within the same physical page - crossing a boundary causes address rollover and potential data corruption. This structure is confirmed in Section 4 and Figure 5-2 of the AT24C04D-CUM-T datasheet and directly impacts firmware design for efficient multi-byte updates.
Is the AT24C04D-CUM-T pin-compatible with other members of the AT24Cxx family?
The AT24C04D-CUM-T shares identical pinout (8-lead SOIC), I²C addressing scheme (1010xxR/W), and functional pin definitions (A1/A2, WP, SDA, SCL, VCC, GND, NC) with AT24C01D, AT24C02D, and AT24C08D in the same package. However, memory size differs: AT24C01D = 1 Kbit, AT24C02D = 2 Kbit, AT24C04D = 4 Kbit, AT24C08D = 8 Kbit. Software must account for differing word address widths (8-bit for 1/2 Kbit, 9-bit for 4 Kbit, 10-bit for 8 Kbit), meaning the AT24C04D-CUM-T is not a drop-in replacement without firmware address-space adjustment.
AT24C04D-CUM-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-VFBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 512 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 450 ns
- Voltage - Supply:
- 1.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-VFBGA (1.5x2)
AT24C04D-CUM-T FAQ
1.How can I place an order for AT24C04D-CUM-T through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C04D-CUM-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C04D-CUM-T reliable?
The price and inventory of AT24C04D-CUM-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C04D-CUM-T is usually 5 days.
3.What payment methods are accepted for AT24C04D-CUM-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C04D-CUM-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C04D-CUM-T?
AT24C04D-CUM-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C04D-CUM-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C04D-CUM-T?
For technical support, including AT24C04D-CUM-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C04D-CUM-T requirements.
6.How does Aetrix verify that AT24C04D-CUM-T is sourced from the original manufacturer or authorized distributors?
All AT24C04D-CUM-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C04D-CUM-T meets industry standards.
7.What is the process for return or replacement of AT24C04D-CUM-T?
All AT24C04D-CUM-T units undergo pre-shipment inspection (PSI). If there is an issue with AT24C04D-CUM-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C04D-CUM-T part is unused and in its original packaging.
Return procedure for AT24C04D-CUM-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C04D-CUM-T Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
