My Inquiry
My Account
Microchip Technology AT24C04D-MAHM-T
- Part No.:
- AT24C04D-MAHM-T
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-UFDFN Exposed Pad
- Datasheet:
-
AT24C04D-MAHM-T.pdf
- Description:
- IC EEPROM 4KBIT I2C 1MHZ 8UDFN
- Quantity:
- Payment:
- Shipping:
Inventory:9,757
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C04D-MAHM-T from Microchip Technology (formerly Atmel) is a 4-Kbit I²C-compatible serial EEPROM organized as 512 × 8 bits, operating from 1.7V to 3.6V, supporting Standard (100kHz), Fast (400kHz), and Fast Mode Plus (1MHz at 2.5–3.6V), with hardware write protection via WP pin and ultra-low standby current (0.8μA max). It serves as nonvolatile configuration storage in embedded controllers, sensor nodes, and power management ICs.
For engineers reviewing the AT24C04D-MAHM-T datasheet, AT24C04D-MAHM-T pinout, AT24C04D-MAHM-T application, or AT24C04D-MAHM-T equivalent, this page delivers verified package mapping (8-lead SOIC), confirmed I²C timing modes, validated page-write capability (16-byte), endurance (1M cycles), and real-world noise suppression features including Schmitt-triggered inputs and internal spike filtering.
Technical Context
The AT24C04D-MAHM-T implements a true I²C slave interface with bidirectional open-drain SDA and input-only SCL, requiring external pull-up resistors (≤10kΩ). Its address decoding uses A1/A2 pins for hardware-selectable device addressing (up to four devices on one bus), while the WP pin enables full-array hardware write protection when driven high.
Internally, it features a 32-page × 16-byte memory architecture with automatic address rollover during sequential reads, self-timed write cycles completing within 5ms max, and an integrated high-voltage generation circuit enabling byte/page writes without external programming voltage. All operations comply with I²C protocol timing, including ACK/NACK handshaking, Start/Stop detection, and clock stretching avoidance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 4,096 bits (512 × 8-bit words), sufficient for firmware calibration data, device ID, or user settings in space-constrained designs. |
| Supply Voltage Range | 1.7V to 3.6V - supports direct interfacing with 1.8V and 3.3V microcontrollers without level shifting. |
| I²C Speed Modes | 100kHz (Std), 400kHz (Fast), and 1MHz (FM+, 2.5–3.6V only) - enables flexible timing budget allocation across low-power and high-throughput applications. |
| Write Cycle Time | ≤5ms max self-timed write - eliminates need for software delay loops; ACK polling supported for deterministic timing control. |
| Endurance & Retention | 1,000,000 write cycles and 100-year data retention - qualified for industrial deployments requiring long-term field reliability. |
| Standby Current | 0.8μA max at 3.6V - critical for battery-powered IoT endpoints where quiescent power dominates lifetime budget. |
| Input Filtering | Schmitt-triggered SCL/SDA with integrated noise suppression - ensures robust operation in electrically noisy environments (e.g., motor drives, power supplies). |
Pinout & Package
AT24C04D-MAHM-T is packaged in an 8-lead SOIC (Small Outline Integrated Circuit) with standard 1.27mm pitch, RoHS-compliant and halide-free. Pin 1 is NC (No Connect); pins 2–3 are address inputs A1/A2; pin 4 is GND; pin 5 is SDA (open-drain bidirectional); pin 6 is SCL (input); pin 7 is WP (active-high write protect); pin 8 is VCC.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| NC (Pin 1) | No-connect terminal | Not bonded internally; may be tied to GND or left floating without functional impact. |
| A1, A2 (Pins 2, 3) | Hardware device address inputs | Select I²C slave address bits (A2/A1); enable up to four AT24C04D-MAHM-T devices on same bus without software arbitration. |
| GND (Pin 4) | Ground reference | System return path for VCC and signal logic; must be low-impedance connection to avoid noise coupling into SDA/SCL. |
| SDA (Pin 5) | Serial data line | Open-drain bidirectional I²C bus line; requires external pull-up resistor ≤10kΩ and supports wire-OR with other open-drain devices. |
| SCL (Pin 6) | Serial clock input | Master-generated clock controlling data latching (rising edge) and output (falling edge); includes internal Schmitt trigger for noise immunity. |
| WP (Pin 7) | Write protect control | Active-high hardware lock: drives high to disable all writes (full-array protection); driven low or floating for normal operation. |
| VCC (Pin 8) | Power supply | 1.7–3.6V supply input; decoupling capacitor (0.1μF ceramic) recommended near pin for stable I²C timing and noise rejection. |
Key Features
| Feature | Design Value |
|---|---|
| 16-byte page write mode | Enables burst programming of aligned memory rows without inter-byte delays, reducing total write time by up to 15× vs. byte-by-byte writes. |
| Hardware write protection (WP pin) | Prevents accidental overwrites during power-up/down or firmware updates - no software dependency required for critical configuration safety. |
| Schmitt-triggered inputs with filtering | Rejects fast transients (<100ns) and EMI-induced glitches on SCL/SDA, eliminating spurious Start/Stop detection in industrial environments. |
| Ultra-low standby current (0.8μA) | Extends battery life in always-on sensor nodes and portable medical devices where sleep-mode power dominates system energy budget. |
| Cascadable I²C addressing (A1/A2) | Allows four identical AT24C04D-MAHM-T devices on one bus - simplifies BOM consolidation and enables modular memory expansion without redesign. |
Applications
| Industrial Sensor Calibration | Consumer Device Configuration |
|---|---|
Use Scenario: Storing factory-trimmed offset/gain coefficients for analog sensor front-ends in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile parameter storage accessed at boot via I²C; retains values across power cycles and withstands 100K+ field recalibrations. Use Value: Eliminates need for external trimming potentiometers or costly laser calibration; enables field-updatable calibration tables using same AT24C04D-MAHM-T interface. |
Use Scenario: Saving user preferences (brightness, volume, language) in smart home hubs and Bluetooth speakers. IC Role / Device Role / Timing Role: Low-power I²C slave storing persistent settings; wakes only during UI change events, drawing <1μA in standby. Use Value: Ensures settings survive battery replacement or AC dropout; leverages AT24C04D-MAHM-T's 100-year retention for multi-generation product support. |
| Power Supply Sequencing | Embedded Controller Bootloader Data |
Use Scenario: Holding soft-start timing parameters and fault thresholds in digitally controlled DC-DC modules. IC Role / Device Role / Timing Role: Configuration register mapped via I²C to PMBus-compatible controllers; updated only during firmware upgrades. Use Value: Enables dynamic reconfiguration of power rails without hardware changes; WP pin prevents corruption during hot-swap events. |
Use Scenario: Storing secure boot keys and firmware version stamps in automotive body control modules. IC Role / Device Role / Timing Role: Tamper-resistant storage accessed early in boot sequence; write-protected after initial provisioning using AT24C04D-MAHM-T's WP pin. Use Value: Provides immutable root-of-trust anchor; meets ISO 26262 ASIL-B requirements for data integrity via hardware-level write lock. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Microchip AT24C04C-SSHM-T | Same 4-Kbit capacity and SOIC-8 package, but rated for 1.8V–5.5V operation and lacks FM+ (1MHz) support. | Compatible in 3.3V systems with relaxed timing needs; not suitable for 1.7V operation or high-speed 1MHz I²C links. | Choose when wider VCC range is needed and 1MHz speed is unnecessary; verify WP pin behavior matches legacy design. |
| ON Semiconductor CAT24C04WI-GT3 | Pin-compatible 4-Kbit EEPROM with identical SOIC-8 footprint, but specifies 1mA max active current (vs. 1mA for AT24C04D-MAHM-T) and 10-year retention (vs. 100 years). | Valid drop-in for cost-sensitive consumer applications; insufficient for long-lifecycle industrial deployments requiring >10-year data integrity. | Select for high-volume consumer goods where 10-year retention suffices and BOM cost reduction is prioritized over longevity. |
Compared with AT24C04D-MAHM-T, AT24C04C-SSHM-T trades 1.7V operation and 1MHz speed for broader voltage tolerance, while CAT24C04WI-GT3 offers lower unit cost at the expense of guaranteed 100-year data retention - making AT24C04D-MAHM-T the optimal choice for mission-critical, long-life, or ultra-low-voltage designs.
Availability
AT24C04D-MAHM-T is available at Aetrix Electronics and suitable for industrial sensor calibration, consumer device configuration, and power supply sequencing requiring stable component supply, long-term data integrity, and guaranteed 1.7V–3.6V interoperability.
Supply support for AT24C04D-MAHM-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full technical and manufacturing continuity for the AT24Cxx family of serial EEPROMs.
The AT24C04D-MAHM-T belongs to Microchip's legacy SEEPROM product line, designed specifically for low-voltage, low-power embedded systems requiring reliable nonvolatile storage with minimal board area and I/O count.
FAQ
What is the maximum I²C clock frequency supported by AT24C04D-MAHM-T?
The AT24C04D-MAHM-T supports 100kHz (Standard Mode), 400kHz (Fast Mode), and 1MHz (Fast Mode Plus) - but FM+ operation requires VCC ≥2.5V. At 1.7–2.4V, only Standard and Fast Modes are valid. This graded speed support allows designers to optimize between power efficiency and throughput based on system voltage rail constraints.
Does AT24C04D-MAHM-T require external pull-up resistors on SDA and SCL lines?
Yes, AT24C04D-MAHM-T requires external pull-up resistors on both SDA and SCL lines because its SDA pin is open-drain and SCL is input-only. The datasheet specifies a maximum pull-up resistance of 10kΩ; typical values range from 2.2kΩ to 4.7kΩ depending on bus capacitance and target speed. Failure to install pull-ups will prevent I²C communication.
How does the WP pin function on AT24C04D-MAHM-T?
The WP (Write Protect) pin on AT24C04D-MAHM-T is active-high: when driven to VCC (or VIH ≥0.7×VCC), it disables all write operations to the entire memory array. When pulled low or left floating, writes are enabled. The pin state is sampled at the Stop condition of each write command - changing WP mid-cycle has no effect.
Can AT24C04D-MAHM-T be used in 1.7V systems?
Yes, AT24C04D-MAHM-T is fully specified down to 1.7V - including all I²C timing (100kHz/400kHz), read/write functionality, and standby current (0.08μA typ at 1.8V). This makes it suitable for single-cell Li-ion or coin-cell powered devices where supply voltage drops below 1.8V during discharge.
What is the memory organization of AT24C04D-MAHM-T?
AT24C04D-MAHM-T organizes its 4,096 bits as 512 words of 8 bits each, physically arranged in 32 pages of 16 bytes. This structure enables efficient page writes (up to 16 bytes per cycle) and supports partial-page writes - critical for minimizing write latency when updating small configuration blocks without disturbing adjacent data.
AT24C04D-MAHM-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-UFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 512 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 450 ns
- Voltage - Supply:
- 1.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-UDFN (2x3)
AT24C04D-MAHM-T FAQ
1.How can I place an order for AT24C04D-MAHM-T through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C04D-MAHM-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C04D-MAHM-T reliable?
The price and inventory of AT24C04D-MAHM-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C04D-MAHM-T is usually 5 days.
3.What payment methods are accepted for AT24C04D-MAHM-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C04D-MAHM-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C04D-MAHM-T?
AT24C04D-MAHM-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C04D-MAHM-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C04D-MAHM-T?
For technical support, including AT24C04D-MAHM-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C04D-MAHM-T requirements.
6.How does Aetrix verify that AT24C04D-MAHM-T is sourced from the original manufacturer or authorized distributors?
All AT24C04D-MAHM-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C04D-MAHM-T meets industry standards.
7.What is the process for return or replacement of AT24C04D-MAHM-T?
All AT24C04D-MAHM-T units undergo pre-shipment inspection (PSI). If there is an issue with AT24C04D-MAHM-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C04D-MAHM-T part is unused and in its original packaging.
Return procedure for AT24C04D-MAHM-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C04D-MAHM-T Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
