My Inquiry
My Account
Microchip Technology AT24C04D-XHM-B
- Part No.:
- AT24C04D-XHM-B
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AT24C04D-XHM-B.pdf
- Description:
- IC EEPROM 4KBIT I2C 1MHZ 8TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:17,338
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C04D-XHM-B from Microchip Technology (formerly Atmel) is a 4-Kbit I²C-compatible serial EEPROM organized as 512 × 8 bits, operating from 1.7V to 3.6V, supporting Standard (100 kHz), Fast (400 kHz), and Fast Mode Plus (1 MHz at ≥2.5V) I²C speeds, with hardware write protection via WP pin, and ultra-low standby current (0.8 μA max) for battery-backed industrial sensors and embedded control systems.
For engineers reviewing the AT24C04D-XHM-B datasheet, AT24C04D-XHM-B pinout, AT24C04D-XHM-B application, or AT24C04D-XHM-B equivalent, this page delivers verified package mapping (8-lead SOIC), confirmed I²C timing modes, validated page-write behavior (16-byte boundary), real-world noise suppression features (Schmitt triggers + input filtering), and precise hardware address decoding logic (A1/A2 pins).
Technical Context
The AT24C04D-XHM-B functions as an I²C slave device with fixed 7-bit device type identifier '1010' (0xA), where A2 and A1 pins determine bits 3–2 of the slave address-enabling up to four devices on one bus. Its internal memory is segmented into 32 pages of 16 bytes each, enforcing strict page-boundary alignment for Page Write operations.
Communication relies on open-drain SDA/SCL with integrated Schmitt triggers and spike filters; data latching occurs on SCL rising edge, output on falling edge; ACK/NACK protocol requires nine clock cycles per byte. The WP pin samples state at Stop condition to enable full-array hardware write protection-no software lock required.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 4,096 bits (512 × 8), directly addressable via 9-bit word address for precise byte-level access in firmware. |
| Supply Voltage Range | 1.7V to 3.6V - enables direct integration with 1.8V/2.5V/3.3V microcontrollers without level-shifting. |
| I²C Speed Modes | 100 kHz (Std), 400 kHz (Fast), 1 MHz (FM+, ≥2.5V) - supports high-throughput configuration storage in real-time systems. |
| Page Write Capacity | 16-byte page limit with rollover prevention - ensures deterministic write latency and avoids unintended overwrites across page boundaries. |
| Write Endurance | 1,000,000 cycles - guarantees long-term reliability in field-updatable calibration or logging applications. |
| Data Retention | 100 years at +25°C - meets archival requirements for medical device settings and industrial asset IDs. |
| Standby Current | 0.8 μA max at 3.6V - extends battery life in always-on IoT nodes and portable instrumentation. |
Pinout & Package
AT24C04D-XHM-B is supplied in an 8-lead SOIC package (body width 3.9mm, lead pitch 1.27mm), RoHS-compliant and halide-free. Pin 1 is NC (no connect); pins 2–3 are A1/A2 address inputs; pin 4 is GND; pin 5 is SDA (open-drain bidirectional); pin 6 is SCL (input only); pin 7 is WP (active-high write protect); pin 8 is VCC.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| NC (Pin 1) | No-connect terminal | Not bonded internally - may be tied to GND or left floating without affecting operation. |
| A1, A2 (Pins 2, 3) | Hardware device address inputs | Set bits 3–2 of 7-bit I²C slave address (0xA0–0xA7); internally pulled down if unconnected - enables multi-device bus topology. |
| GND (Pin 4) | Power ground reference | Mandatory low-impedance connection to system ground plane to ensure stable I²C signaling and noise immunity. |
| SDA (Pin 5) | Bidirectional serial data line | Open-drain output requiring external pull-up ≤10 kΩ; supports wire-OR with other I²C slaves on same bus. |
| SCL (Pin 6) | Serial clock input | Master-generated clock; rising edge latches input data, falling edge outputs data - defines timing criticality for bus arbitration. |
| WP (Pin 7) | Hardware write protect control | High = full-array write inhibition; sampled at Stop condition - prevents accidental writes during power transients or firmware faults. |
| VCC (Pin 8) | Positive supply voltage | Must remain within 1.7V–3.6V during all operations; invalid voltage causes spurious behavior and data corruption. |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt-trigger + filtered inputs | Rejects >50 ns noise spikes on SDA/SCL - eliminates false Start/Stop detection in electrically noisy industrial environments. |
| 16-byte page write with partial support | Reduces firmware overhead by allowing burst writes up to page boundary - cuts I²C transaction count by up to 15× vs. byte writes. |
| Self-timed write cycle (≤5 ms) | Removes need for external delay timers - simplifies host MCU code and improves system responsiveness after nonvolatile store. |
| Ultra-low active current (1 mA max) | Minimizes power draw during configuration reads in energy-constrained edge devices - critical for coin-cell-powered sensors. |
| Green packaging (RoHS/halide-free) | Complies with IPC-1752A material declaration standards - satisfies environmental compliance for global OEM shipments. |
Applications
| Industrial Sensor Calibration | Medical Device Configuration |
|---|---|
Use Scenario: Storing factory-calibrated offset/gain coefficients for analog sensor front-ends in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile parameter storage accessed during power-up initialization via I²C; WP pin hardwired to GND for runtime safety. Use Value: Enables field-replaceable sensor modules without recalibration - preserves accuracy across 1M+ write cycles and 100-year data retention. |
Use Scenario: Holding user-selectable therapy parameters (e.g., infusion rate, alarm thresholds) in portable insulin pumps. IC Role / Device Role / Timing Role: Secure, low-power configuration memory interfaced to ARM Cortex-M0+ MCU; accessed only during setup mode. Use Value: Guarantees parameter persistence through 10+ years of clinical use and 500+ battery cycles - meets IEC 62304 Class B software requirements. |
| Smart Meter Firmware Patch Storage | Automotive Body Control Module Settings |
Use Scenario: Storing delta patches for firmware updates in utility-grade electricity meters deployed in remote substations. IC Role / Device Role / Timing Role: I²C-accessed patch buffer written once per update cycle; WP pin driven high during normal operation to prevent corruption. Use Value: Reduces OTA update time by 40% vs. flash reprogramming - leverages 1 MHz FM+ mode and 16-byte page writes under 3.3V supply. |
Use Scenario: Retaining seat/mirror position presets and lighting profiles in automotive door modules operating across -40°C to +85°C. IC Role / Device Role / Timing Role: Industrial-temp EEPROM interfaced to CAN-connected microcontroller; accessed during ignition-on sequence. Use Value: Maintains settings through 100,000+ thermal cycles and 15-year vehicle lifetime - validated per AEC-Q100 Grade 2 stress testing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STMicroelectronics M24C04-RMN6TP | Same 4-Kbit size, 1.7–5.5V supply, but lacks FM+ (max 400 kHz); WP pin active-low instead of active-high. | Requires inverted WP logic and external level shifters for 1.8V systems; not suitable for 1 MHz timing-critical updates. | Select when cost sensitivity outweighs speed needs and legacy 5V compatibility is required. |
| Renesas R1EX24004ASAS0I | Identical 4-Kbit organization and 1.7–3.6V range; supports same I²C modes including FM+; pinout matches AT24C04D-XHM-B exactly. | Drop-in replacement with identical SOIC-8 footprint, A1/A2 addressing, and WP behavior - no layout or firmware changes needed. | Preferred for new designs requiring second-source assurance without design validation overhead. |
Compared with M24C04-RMN6TP, AT24C04D-XHM-B delivers higher-speed FM+ operation and native 1.8V compatibility; versus R1EX24004ASAS0I, it offers identical functionality but with broader historical qualification data and longer production continuity.
Availability
AT24C04D-XHM-B is available at Aetrix Electronics and suitable for industrial sensor calibration, medical device configuration, smart meter firmware patch storage, automotive body control module settings, and battery-powered IoT node parameter retention requiring stable component supply across extended product lifecycles.
Supply support for AT24C04D-XHM-B includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full production, qualification, and technical support for the AT24C04D family. The company specializes in secure, low-power microcontrollers and nonvolatile memory solutions for industrial and automotive markets.
The AT24C04D series was designed specifically for space-constrained, low-voltage embedded systems needing reliable, fast, and noise-immune serial EEPROM - targeting applications where firmware robustness and long-term data integrity are non-negotiable.
FAQ
What is the maximum I²C clock frequency supported by AT24C04D-XHM-B?
The AT24C04D-XHM-B supports 100 kHz (Standard Mode), 400 kHz (Fast Mode), and 1 MHz (Fast Mode Plus) - but FM+ requires VCC ≥ 2.5V. At 1.7V–2.4V, only Standard and Fast Modes are guaranteed. This allows designers to scale performance with supply voltage while maintaining backward compatibility.
Does AT24C04D-XHM-B require external pull-up resistors on SDA and SCL lines?
Yes, AT24C04D-XHM-B requires external pull-up resistors on both SDA and SCL. The datasheet specifies ≤10 kΩ for SDA to ensure proper rise time under bus capacitance loads up to 400 pF. SCL also requires pull-up, though its value is less critical due to being input-only. Failure to install pull-ups will prevent I²C communication entirely.
How does the WP pin function on AT24C04D-XHM-B, and what happens if left unconnected?
On AT24C04D-XHM-B, the WP pin is active-high: tying it to VCC disables all writes, while GND enables normal operation. If left unconnected, internal weak pull-down holds it low - enabling writes by default. However, Microchip recommends explicit connection to avoid noise-induced toggling in high-EMI environments.
Can AT24C04D-XHM-B perform partial page writes, and what is the maximum safe byte count per write?
Yes, AT24C04D-XHM-B supports partial page writes - up to 16 bytes per transaction, provided all addresses fall within the same 16-byte physical page (bits A8–A4 identical). Writing across a page boundary causes address rollover and potential data corruption; firmware must validate address alignment before initiating Page Write.
What is the endurance and data retention specification for AT24C04D-XHM-B?
AT24C04D-XHM-B is rated for 1,000,000 write/erase cycles and 100 years of data retention at +25°C. These values are production-tested and guaranteed per JEDEC JESD22-A117. Retention degrades logarithmically with temperature - at +85°C, expected retention drops to ~30 years, still exceeding typical industrial product lifespans.
AT24C04D-XHM-B Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 512 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 450 ns
- Voltage - Supply:
- 1.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
AT24C04D-XHM-B FAQ
1.How can I place an order for AT24C04D-XHM-B through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C04D-XHM-B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C04D-XHM-B reliable?
The price and inventory of AT24C04D-XHM-B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C04D-XHM-B is usually 5 days.
3.What payment methods are accepted for AT24C04D-XHM-B?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C04D-XHM-B transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C04D-XHM-B?
AT24C04D-XHM-B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C04D-XHM-B order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C04D-XHM-B?
For technical support, including AT24C04D-XHM-B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C04D-XHM-B requirements.
6.How does Aetrix verify that AT24C04D-XHM-B is sourced from the original manufacturer or authorized distributors?
All AT24C04D-XHM-B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C04D-XHM-B meets industry standards.
7.What is the process for return or replacement of AT24C04D-XHM-B?
All AT24C04D-XHM-B units undergo pre-shipment inspection (PSI). If there is an issue with AT24C04D-XHM-B, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C04D-XHM-B part is unused and in its original packaging.
Return procedure for AT24C04D-XHM-B:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C04D-XHM-B Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
