Microchip Technology AT24C04N-10SC-2.5
- Part No.:
- AT24C04N-10SC-2.5
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT24C04N-10SC-2.5.pdf
- Description:
- IC EEPROM 4KBIT I2C 400KHZ 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,228
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C04N-10SC-2.5 from Microchip Technology (formerly Atmel) is a 4K-bit (512 × 8) two-wire serial EEPROM optimized for low-voltage embedded systems. It operates from 2.5V to 5.5V, supports 100 kHz I²C communication, features hardware write protection via the WP pin, and delivers 1 million write cycles with 100-year data retention. It is commonly used in industrial sensor calibration storage and power-meter firmware parameter backup.
For engineers reviewing the AT24C04N-10SC-2.5 datasheet, AT24C04N-10SC-2.5 pinout, AT24C04N-10SC-2.5 application, or AT24C04N-10SC-2.5 equivalent, key selection criteria include its 2.5V minimum supply, 16-byte page write capability, SOIC-8 package compatibility, and I²C address configuration using A2/A1 pins (A0 is NC).
Technical Context
The AT24C04N-10SC-2.5 implements a standard I²C-compatible two-wire interface with Schmitt-triggered, noise-filtered SDA and SCL inputs. Its internal memory is organized as 32 pages of 16 bytes each, requiring a 9-bit word address for random access.
Device addressing uses hard-wired A2 and A1 pins (A0 is no-connect), enabling up to four AT24C04 devices on a single bus. Write protection is controlled solely by the WP pin-tied to VCC to lock the full 4K array, or to GND for normal read/write operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 4096 bits (512 × 8), sufficient for storing device configuration, calibration coefficients, or boot parameters in compact microcontroller systems. |
| Supply Voltage Range | 2.5V to 5.5V - enables direct interfacing with 2.5V, 3.3V, and 5V logic domains without level-shifting. |
| I²C Clock Frequency | 100 kHz max at 2.5V - ensures reliable timing margin in noise-prone industrial environments with long traces or shared buses. |
| Page Write Size | 16 bytes per page - reduces firmware overhead during bulk updates (e.g., logging or firmware patching) versus byte-wise writes. |
| Write Endurance | 1 million cycles - supports frequent field-updatable parameters such as energy meter tariff tables or HVAC setpoint history. |
| Data Retention | 100 years at +25°C - guarantees nonvolatile storage integrity across product lifetime without refresh mechanisms. |
| Standby Current | 4 µA max at 2.5V - minimizes quiescent power in battery-backed or energy-harvesting applications. |
Pinout & Package
AT24C04N-10SC-2.5 is housed in an 8-lead JEDEC-standard SOIC package (8S1), 3.9mm × 4.9mm body, 1.27mm lead pitch, gull-wing leads.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | No Connect | Not bonded internally; must be left unconnected - omission prevents unintended device addressing conflicts. |
| A1 | Device Address Input | Hard-wired to define one of four possible I²C addresses (with A2); enables multi-device bus topology without software arbitration. |
| A2 | Device Address Input | Paired with A1 to select device address; allows up to four AT24C04N-10SC-2.5 units on same I²C bus (e.g., multi-sensor node). |
| GND | Ground Reference | Return path for all internal circuitry and I/O; requires low-impedance connection to system ground plane to maintain noise immunity. |
| VCC | Power Supply | Accepts 2.5–5.5V; decoupling capacitor (0.1 µF ceramic) required within 5 mm for stable I²C timing and write-cycle reliability. |
| WP | Hardware Write Protect | Active-high signal: tied to VCC locks entire 4K array against accidental writes; tied to GND enables full read/write access. |
| SCL | Serial Clock Input | Positive-edge clock for data-in; negative-edge for data-out - requires external pull-up resistor (typically 2.2–10 kΩ) to VCC. |
| SDA | Serial Data I/O | Open-drain bidirectional line - shares bus with other I²C devices; requires same external pull-up as SCL. |
Key Features
| Feature | Design Value |
|---|---|
| Low-voltage operation down to 2.5V | Enables direct integration into 2.5V/3.3V microcontroller subsystems without voltage translation, reducing BOM count and layout complexity. |
| 16-byte page write mode | Reduces firmware execution time and I²C bus occupancy by up to 16× versus sequential byte writes - critical for real-time logging applications. |
| Schmitt-triggered, filtered inputs | Rejects fast transients and EMI-induced glitches on SDA/SCL lines, eliminating spurious start/stop conditions in electrically noisy industrial enclosures. |
| Hardware write protection (WP pin) | Provides deterministic, fail-safe data integrity during power brownouts or MCU resets - no software dependency required for critical parameter lockdown. |
| 100-year data retention | Eliminates need for periodic refresh routines or external backup power, simplifying firmware design for maintenance-free deployments (e.g., smart utility meters). |
Applications
| Industrial Sensor Calibration | Smart Energy Metering |
|---|---|
Use Scenario: Storing factory-trimmed offset/gain coefficients for temperature, pressure, and humidity sensors in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile parameter store accessed at power-up and during self-calibration routines; retains values across cold starts and firmware updates. Use Value: Enables plug-and-play sensor replacement without manual recalibration; eliminates production-line trim storage bottlenecks. |
Use Scenario: Holding tariff schedules, billing cycle counters, and tamper-event logs in DIN-rail mounted electricity meters operating 20+ years unattended. IC Role / Device Role / Timing Role: Persistent configuration and event log buffer; written infrequently but read continuously during metering calculations. Use Value: Guarantees regulatory-compliant data integrity over full product lifecycle without battery or supercapacitor support. |
| Embedded System Boot Configuration | IoT Edge Device Identity Storage |
Use Scenario: Saving user-configurable boot options (e.g., UART baud rate, display brightness, network mode) in medical diagnostic handhelds. IC Role / Device Role / Timing Role: Early-boot configuration loader; accessed before main application firmware initializes peripherals. Use Value: Allows field technicians to reconfigure devices via simple jumper or button sequence - no firmware reflashing required. |
Use Scenario: Securing unique device identifiers (e.g., MAC address, cryptographic keys) in battery-powered environmental monitors deployed in remote locations. IC Role / Device Role / Timing Role: Immutable identity anchor; written once during manufacturing and read-only thereafter during TLS handshake or OTA authentication. Use Value: Prevents cloning or spoofing in mesh networks while avoiding costly secure elements for basic identity use cases. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24C04D-SSHM-T | Same 4K-bit capacity and SOIC-8 package, but rated for -40°C to +85°C industrial temp range and specified for 1 MHz I²C at 5V (not supported at 2.5V). | Preferred where extended temperature operation or higher-speed 5V systems are required; not suitable for 2.5V-only designs. | Select AT24C04D-SSHM-T only if industrial temperature grade and 5V operation are mandatory; AT24C04N-10SC-2.5 remains optimal for 2.5V–3.3V cost-sensitive designs. |
| M24C04-RMN6TP | 4K-bit EEPROM in SOIC-8, compatible I²C interface, but specifies 1.7V–5.5V supply and 400 kHz max speed at ≥2.5V - wider voltage tolerance but different endurance spec (400k cycles vs. 1M). | Better suited for ultra-low-power wake-on-event systems due to lower standby current (1 µA typical at 1.8V), but less robust for high-write-frequency use. | Choose M24C04-RMN6TP when sub-2V operation or lowest possible sleep current is critical; AT24C04N-10SC-2.5 is preferred for high-reliability, high-endurance 2.5V+ applications. |
Compared with AT24C04D-SSHM-T and M24C04-RMN6TP, the AT24C04N-10SC-2.5 offers the best balance of guaranteed 2.5V operation, 1-million-cycle endurance, and cost-effective commercial-temperature performance - making it ideal for volume industrial and consumer electronics where voltage margin and longevity are prioritized over extreme temperature or ultra-low sleep current.
Availability
AT24C04N-10SC-2.5 is available at Aetrix Electronics and suitable for industrial sensor calibration, smart energy metering, and embedded system boot configuration requiring stable component supply across multi-year production cycles.
Supply support for AT24C04N-10SC-2.5 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and nonvolatile memory solutions, with a focus on reliability and long-term product support.
The AT24C04N-10SC-2.5 belongs to Microchip's legacy AT24C serial EEPROM family, designed specifically for cost-sensitive, low-power embedded systems requiring robust, pin-compatible nonvolatile storage across diverse voltage and temperature grades.
FAQ
What is the maximum I²C clock frequency supported by the AT24C04N-10SC-2.5?
The AT24C04N-10SC-2.5 supports up to 100 kHz I²C clock frequency when operating at 2.5V. This is specified in the AC Characteristics table under fSCL for 2.5V/2.7V/1.8V versions. At 5V, the same device family supports 400 kHz, but the -2.5 suffix denotes the 2.5V–5.5V voltage-grade variant locked to 100 kHz maximum for timing stability across its full operating range. The AT24C04N-10SC-2.5 must not be operated above 100 kHz in any condition.
How many AT24C04N-10SC-2.5 devices can share the same I²C bus?
Up to four AT24C04N-10SC-2.5 devices can operate on a single I²C bus. This is enabled by hard-wiring the A2 and A1 pins to VCC or GND to configure unique 3-bit device address bits (A2, A1, and a fixed '0' for A0, which is no-connect). The A0 pin is unconnected per the AT24C04-specific pin description, limiting address combinations to four distinct values - allowing concurrent addressing without software arbitration. Each AT24C04N-10SC-2.5 must have a unique A2/A1 combination.
What is the function of the A0 pin on the AT24C04N-10SC-2.5?
The A0 pin on the AT24C04N-10SC-2.5 is a no-connect (NC) terminal - it is not bonded internally and serves no electrical function. This is explicitly stated in the Pin Description section: "The AT24C04 uses the A2 and A1 inputs for hard wire addressing and a total of four 4K devices may be addressed on a single bus system. The A0 pin is a no connect." Leaving A0 unconnected avoids misaddressing and ensures correct interpretation of the 3-bit device address field per the I²C protocol.
Does the AT24C04N-10SC-2.5 support partial page writes?
Yes, the AT24C04N-10SC-2.5 supports partial page writes. Its 16-byte page write mode allows writing any number of bytes from 1 to 16 within a single page boundary without requiring full-page fills. After the initial address byte, the internal address counter auto-increments for each subsequent byte until the page boundary (16 bytes) is reached, at which point it rolls over to the start of the same page. This behavior is confirmed in the "Page Write" section and enables efficient small-data updates without wasted bus bandwidth or unnecessary erase cycles.
What is the write cycle time for the AT24C04N-10SC-2.5, and how should firmware handle it?
The AT24C04N-10SC-2.5 has a maximum write cycle time (tWR) of 10 ms, during which all inputs are disabled and the device does not respond to I²C commands. Firmware must either wait the full 10 ms after issuing a write command or implement acknowledge polling - sending repeated start + device address sequences until the EEPROM responds with an ACK, indicating completion. This ensures reliable writes without timing assumptions. The AT24C04N-10SC-2.5 specification confirms tWR = 10 ms across all voltage grades including the -2.5 variant.
AT24C04N-10SC-2.5 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 512 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT24C04N-10SC-2.5 FAQ
1.How can I place an order for AT24C04N-10SC-2.5 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C04N-10SC-2.5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C04N-10SC-2.5 reliable?
The price and inventory of AT24C04N-10SC-2.5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C04N-10SC-2.5 is usually 5 days.
3.What payment methods are accepted for AT24C04N-10SC-2.5?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C04N-10SC-2.5 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C04N-10SC-2.5?
AT24C04N-10SC-2.5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C04N-10SC-2.5 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C04N-10SC-2.5?
For technical support, including AT24C04N-10SC-2.5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C04N-10SC-2.5 requirements.
6.How does Aetrix verify that AT24C04N-10SC-2.5 is sourced from the original manufacturer or authorized distributors?
All AT24C04N-10SC-2.5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C04N-10SC-2.5 meets industry standards.
7.What is the process for return or replacement of AT24C04N-10SC-2.5?
All AT24C04N-10SC-2.5 units undergo pre-shipment inspection (PSI). If there is an issue with AT24C04N-10SC-2.5, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C04N-10SC-2.5 part is unused and in its original packaging.
Return procedure for AT24C04N-10SC-2.5:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C04N-10SC-2.5 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
