Microchip Technology AT24C04N-10SI
- Part No.:
- AT24C04N-10SI
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT24C04N-10SI.pdf
- Description:
- IC EEPROM 4KBIT I2C 400KHZ 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,241
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C04N-10SI from Microchip Technology (formerly Atmel) is a 4-kbit I²C-compatible serial EEPROM organized as 512 × 8 bits, operating from 2.7V to 5.5V, with 100 kHz maximum clock frequency at 2.7V, 16-byte page write capability, and industrial temperature range (–40°C to +85°C). It serves as nonvolatile configuration storage in embedded controllers, power management units, and sensor calibration modules.
For engineers reviewing the AT24C04N-10SI datasheet, AT24C04N-10SI pinout, AT24C04N-10SI application, or AT24C04N-10SI equivalent, key selection criteria include its 2.7V–5.5V supply compatibility, industrial-grade temperature rating, JEDEC SOIC-8 package, hardware write protection via WP pin, and 1-million-cycle endurance for infrequent but reliable data logging.
Technical Context
The AT24C04N-10SI implements a two-wire I²C interface with Schmitt-triggered, noise-filtered SDA and SCL inputs, supporting standard-mode (100 kHz) operation at 2.7V. Its internal address space uses 9-bit word addressing and supports both byte and 16-byte page writes with automatic address increment within pages.
Device addressing relies on A2 and A1 pins (A0 is NC), enabling up to four AT24C04N-10SI devices on a single I²C bus. The WP pin provides hardware-level write protection: tied to VCC, it locks the full 4K array; tied to GND, full read/write access is enabled.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 4096 bits (512 words × 8 bits), sufficient for storing device IDs, calibration coefficients, or boot configuration flags |
| Supply Voltage Range | 2.7V to 5.5V - enables direct interfacing with 3.3V and 5V microcontrollers without level shifting |
| I²C Clock Frequency | 100 kHz max at 2.7V - ensures robust timing margin in noisy industrial environments |
| Write Cycle Time | 10 ms max - defines minimum interval between successive write operations; impacts firmware retry logic design |
| Endurance | 1 million write cycles - supports >10 years of daily 300-write operations in field-deployed equipment |
| Data Retention | 100 years at 25°C - guarantees long-term validity of stored calibration or security keys without refresh |
| Operating Temperature | –40°C to +85°C - qualified for use in industrial control panels, automotive body modules, and outdoor IoT gateways |
Pinout & Package
AT24C04N-10SI is housed in an 8-lead JEDEC-standard SOIC package (8S1), 0.150" wide, with gull-wing leads and 1.27 mm pitch. Pin 1 is marked by a beveled corner or dot.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | No-connect (NC) | Internally unused; must be left floating or tied to GND/VCC - no effect on addressing or operation |
| A1 | Device Address Input | Hardwired input used with A2 to select one of four possible I²C addresses (0x50–0x53) |
| A2 | Device Address Input | Hardwired input used with A1 to configure device address; determines bus position in multi-device systems |
| GND | Ground Reference | System common return path; must be low-impedance to ensure stable I²C signal integrity and noise immunity |
| VCC | Power Supply | Primary DC supply (2.7–5.5V); requires local 0.1 µF ceramic decoupling placed ≤5 mm from pin |
| WP | Write Protect Control | Hardware-enforced lock: high = full-array write disable; low = normal read/write - critical for firmware update safety |
| SCL | Serial Clock Input | Open-drain input synchronized to master clock; requires external pull-up resistor (typically 2.2–10 kΩ) |
| SDA | Serial Data I/O | Open-drain bidirectional line; shares pull-up with SCL; supports wire-OR with other I²C peripherals |
Key Features
| Feature | Design Value |
|---|---|
| 16-byte Page Write Mode | Reduces firmware overhead by allowing burst writes across one memory page - cuts I²C transaction count by up to 15× vs. byte writes |
| Schmitt Trigger Inputs | Enables reliable operation with slow-rising or noisy clock/data signals - eliminates need for external signal conditioning in harsh EMI environments |
| Hardware Write Protection (WP) | Prevents accidental overwrites during power transients or software faults - essential for preserving factory-trimmed calibration data |
| 100-Year Data Retention | Eliminates requirement for periodic data refresh or backup mechanisms in sealed, maintenance-free deployments |
| Industrial Temperature Rating | Validated operation across –40°C to +85°C ambient - suitable for DIN-rail PLCs, motor drives, and telecom line cards |
Applications
| Industrial Sensor Calibration | Embedded System Configuration |
|---|---|
Use Scenario: Storing factory-calibrated offset/gain coefficients for analog sensor front-ends in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile parameter storage accessed once per power-on reset via I²C; no real-time timing constraints. Use Value: Enables plug-and-play sensor replacement without manual recalibration; leverages 100-year retention to avoid drift-related field failures. |
Use Scenario: Holding user-configurable settings (e.g., display brightness, communication baud rate, alarm thresholds) in medical infusion pumps. IC Role / Device Role / Timing Role: Persistent configuration register bank; written infrequently during setup, read at boot. Use Value: Survives battery removal and power cycling; WP pin prevents corruption during brown-out conditions. |
| Power Supply Sequencing Log | IoT Edge Device Identity Storage |
Use Scenario: Recording last-known fault state and startup sequence timestamps in redundant AC/DC power supplies. IC Role / Device Role / Timing Role: Event-triggered write storage; writes occur only on fault or power cycle - <100 writes/year typical. Use Value: 1M-cycle endurance ensures >27 years of reliable logging; 2.7V operation allows write completion during brown-out. |
Use Scenario: Securing unique device identifiers (e.g., MAC address, cryptographic keys) in battery-powered smart meters. IC Role / Device Role / Timing Role: Immutable identity vault; written once during manufacturing, read at every network join. Use Value: Hardware WP pin blocks runtime overwrite attempts; industrial temp rating supports outdoor meter enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24C04D-SSHM-T | Same 4K capacity, 2.5V–5.5V supply, TSSOP-8 package; lower standby current (1 µA @ 2.5V) | Preferred where board space is constrained and ultra-low quiescent power is required | Select when footprint reduction or extended battery life outweighs SOIC-8 rework familiarity |
| M24C04-RMN6TP | 4K I²C EEPROM, 1.7V–5.5V supply, SOIC-8, 400 kHz @ 5V; higher speed but not rated for 2.7V operation | Used in 5V-only systems requiring faster writes; lacks guaranteed 2.7V functionality | Choose only if system operates strictly ≥4.5V and needs 400 kHz throughput |
Compared with AT24C04N-10SI, AT24C04D-SSHM-T offers smaller packaging and lower ISB but requires layout change, while M24C04-RMN6TP delivers higher speed at 5V but forfeits guaranteed 2.7V compatibility - making AT24C04N-10SI the optimal choice for mixed-voltage industrial designs needing proven SOIC-8 reliability.
Availability
AT24C04N-10SI is available at Aetrix Electronics and suitable for industrial automation, medical device configuration, and IoT edge node applications requiring stable component supply across extended product lifecycles.
Supply support for AT24C04N-10SI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full technical and manufacturing continuity for the AT24C series. The company specializes in microcontrollers, analog, and memory solutions for industrial, automotive, and communications markets.
The AT24C04N-10SI belongs to Microchip's legacy serial EEPROM product line, designed specifically for low-power, space-constrained embedded systems requiring robust, long-life nonvolatile storage with simple two-wire interface integration.
FAQ
What voltage range does the AT24C04N-10SI support, and how does it affect I²C timing?
The AT24C04N-10SI supports 2.7V to 5.5V operation. At 2.7V, its maximum I²C clock frequency is 100 kHz with guaranteed timing margins; at 5.0V, it supports up to 400 kHz. This dual-speed capability allows designers to maintain robust communication in low-voltage brown-out conditions while achieving higher throughput in nominal 5V systems - all without changing firmware I²C timing registers.
How many AT24C04N-10SI devices can share the same I²C bus, and what determines their addresses?
Up to four AT24C04N-10SI devices can operate on a single I²C bus. Their 7-bit device addresses are determined solely by the hardwired states of A2 and A1 pins (A0 is NC), yielding addresses 0x50, 0x51, 0x52, or 0x53. This fixed addressing scheme eliminates software configuration overhead and ensures deterministic bus arbitration in multi-EEPROM systems like modular sensor racks.
What is the function of the WP pin on the AT24C04N-10SI, and how should it be connected in a production design?
The WP (Write Protect) pin on the AT24C04N-10SI enables hardware-level write locking: when pulled high to VCC, it disables all write operations to the entire 4K memory array; when grounded, full read/write access is granted. In production, WP should be tied to VCC through a 0 Ω resistor or jumper to prevent field corruption - allowing safe firmware updates only when the resistor is temporarily removed or the jumper opened.
Does the AT24C04N-10SI support partial page writes, and what happens when a write crosses a page boundary?
Yes, the AT24C04N-10SI supports partial page writes - up to 16 bytes per transaction. When a write crosses a 16-byte page boundary, the address counter rolls over to the start of the same page, overwriting earlier bytes in that page. This behavior is documented and predictable; firmware must therefore ensure write length and starting address stay within a single page unless intentional wraparound is desired.
What is the endurance and data retention specification for the AT24C04N-10SI, and how are these validated?
The AT24C04N-10SI is specified for 1 million write cycles and 100 years of data retention at 25°C. These values are characterized per JEDEC standards using accelerated life testing across voltage, temperature, and cycling stress conditions - not extrapolated or estimated. The 100-year retention assumes storage at room temperature; derating applies above 85°C ambient per manufacturer's published Arrhenius models.
AT24C04N-10SI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 512 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT24C04N-10SI FAQ
1.How can I place an order for AT24C04N-10SI through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C04N-10SI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C04N-10SI reliable?
The price and inventory of AT24C04N-10SI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C04N-10SI is usually 5 days.
3.What payment methods are accepted for AT24C04N-10SI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C04N-10SI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C04N-10SI?
AT24C04N-10SI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C04N-10SI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C04N-10SI?
For technical support, including AT24C04N-10SI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C04N-10SI requirements.
6.How does Aetrix verify that AT24C04N-10SI is sourced from the original manufacturer or authorized distributors?
All AT24C04N-10SI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C04N-10SI meets industry standards.
7.What is the process for return or replacement of AT24C04N-10SI?
All AT24C04N-10SI units undergo pre-shipment inspection (PSI). If there is an issue with AT24C04N-10SI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C04N-10SI part is unused and in its original packaging.
Return procedure for AT24C04N-10SI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C04N-10SI Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
