My Inquiry
My Account
Microchip Technology AT24C04Y1-10YI-1.8
- Part No.:
- AT24C04Y1-10YI-1.8
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-VDFN Exposed Pad
- Datasheet:
-
AT24C04Y1-10YI-1.8.pdf
- Description:
- IC EEPROM 4KBIT I2C 400KHZ 8MAP
- Quantity:
- Payment:
- Shipping:
Inventory:1,674
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C04Y1-10YI-1.8 from Microchip Technology is a 4K-bit (512 × 8) I²C-compatible serial EEPROM optimized for low-voltage embedded systems. It operates from 1.8V to 5.5V, supports 100 kHz clock rate at 1.8V, features hardware write protection via WP pin, and delivers 1 million write cycles with 100-year data retention - used in industrial sensor calibration storage and automotive body control module configuration memory.
For engineers reviewing the AT24C04Y1-10YI-1.8 datasheet, AT24C04Y1-10YI-1.8 pinout, AT24C04Y1-10YI-1.8 application, or AT24C04Y1-10YI-1.8 equivalent, key selection criteria include 1.8V minimum supply compatibility, 16-byte page write capability, A2/A1 hard-wired addressing (A0 = NC), SOIC-8/TSSOP-8/MAP-8 package options, and automotive-grade temperature range (-40°C to +85°C).
Technical Context
The AT24C04Y1-10YI-1.8 implements a standard two-wire I²C interface with Schmitt-triggered, noise-filtered SDA/SCL inputs and open-drain bidirectional data transfer. Its internal architecture organizes 4096 bits into 32 pages of 16 bytes each, requiring a 9-bit word address for random access.
Device addressing uses A2 and A1 pins (A0 is no-connect), enabling up to four AT24C04 devices on one bus. Write protection is controlled by the WP pin: tied to VCC disables all writes; tied to GND enables full read/write operation. The part supports both byte and 16-byte page write modes with self-timed 5 ms max write cycle.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 4096 bits (512 × 8), organized as 32 pages × 16 bytes - supports compact firmware parameter storage without external address latches. |
| Supply Voltage Range | 1.8V to 5.5V - enables direct interfacing with 1.8V logic families and mixed-voltage systems without level shifters. |
| I²C Clock Frequency | 100 kHz at 1.8V - ensures reliable timing margin in low-power microcontroller applications with limited drive strength. |
| Page Write Capacity | 16-byte page writes - reduces I²C transaction count by 16× vs. byte writes, improving system-level write throughput. |
| Endurance & Retention | 1 million write cycles / 100 years data retention - validated for long-life deployment in field-upgradable industrial controllers. |
| Operating Temperature | -40°C to +85°C - qualified for under-hood automotive modules and outdoor industrial gateways. |
| Write Protect Logic | WP pin active-high - allows hardware-enforced write lock during power-on reset or critical runtime states. |
Pinout & Package
AT24C04Y1-10YI-1.8 is packaged in an 8-lead Miniature Array Package (MAP), 4.90 mm × 3.00 mm body, non-leaded, dual footprint compatible with SOIC-8 and TSSOP-8 layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | No Connect | Internally unused; must be left floating or grounded - no device addressing function in AT24C04. |
| A1 | Device Address Input | Hard-wired address bit; sets LSB of 3-bit device address (A2–A1–A0), enabling up to four devices per bus. |
| A2 | Device Address Input | Hard-wired address bit; sets MSB of 3-bit device address - determines unique I²C slave address (0x50–0x53). |
| GND | Ground Reference | System return path for VCC and signal IO; requires low-impedance connection to minimize noise coupling into SDA/SCL. |
| VCC | Power Supply | 1.8V–5.5V input; decoupling capacitor (0.1 µF ceramic) required within 5 mm of pin for stable I²C timing. |
| WP | Write Protect Control | Active-high enable: VCC = write lock, GND = normal operation - used for factory programming lock or runtime safety mode. |
| SCL | Serial Clock Input | Positive-edge sampled clock; requires external pull-up (typically 2.2–10 kΩ) to VCC; defines I²C bus timing base. |
| SDA | Serial Data I/O | Open-drain bidirectional line; shared across multiple I²C slaves; pull-up resistor mandatory for bus arbitration. |
Key Features
| Feature | Design Value |
|---|---|
| 1.8V Operation Support | Guaranteed 100 kHz I²C communication down to 1.8V - eliminates need for voltage translators in ultra-low-power MCU designs. |
| 16-Byte Page Writes | Reduces I²C overhead by batching up to 16 bytes per STOP condition - cuts firmware write latency by >85% vs. byte-wise writes. |
| Schmitt-Trigger Inputs | Suppresses noise-induced false clock/data transitions on SDA/SCL - improves robustness in electrically noisy automotive or industrial environments. |
| Hardware Write Protection | WP pin provides fail-safe, non-software-dependent lock against accidental overwrites - critical for calibration data integrity. |
| Automotive-Qualified Packaging | MAP-8 package meets AEC-Q200 stress test requirements - suitable for body electronics, infotainment, and ADAS subsystems. |
Applications
| Industrial Sensor Calibration | Automotive Body Control Module |
|---|---|
Use Scenario: Storing factory-trimmed offset/gain coefficients for analog sensor front-ends in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed once per power cycle during sensor initialization. Use Value: Enables plug-and-play sensor replacement without host MCU reprogramming; 100-year retention ensures lifetime calibration stability. | Use Scenario: Holding seat position memory, mirror angle presets, and lighting configuration in vehicle door modules. IC Role / Device Role / Timing Role: I²C slave storing user-defined settings written during CAN message processing. Use Value: WP pin prevents corruption during CAN bus transients; 1.8V operation matches low-power microcontroller sleep domains. |
| Medical Device Parameter Storage | Smart Energy Meter Firmware Settings |
Use Scenario: Retaining dose calibration tables and alarm thresholds in portable infusion pumps. IC Role / Device Role / Timing Role: Secure, tamper-resistant memory accessed only during boot or service mode. Use Value: Hardware WP + 1M endurance supports regulatory-required audit logs and recalibration history without wear-out risk. | Use Scenario: Saving tariff schedules, pulse constants, and communication parameters in DIN-rail electricity meters. IC Role / Device Role / Timing Role: Low-power I²C EEPROM interfaced to metering SoC during wake-up intervals. Use Value: 1.8V compatibility allows direct connection to energy-harvesting PMUs; MAP-8 footprint minimizes PCB area in space-constrained enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24C04D-10SI-1.8 | Same 4K-bit capacity, 1.8V operation, and 16-byte page write; differs in SOIC-8 packaging (8S1) and process letter "D" guaranteeing 400 kHz at ≥2.5V. | SOIC-8 footprint requires PCB redesign vs. MAP-8; higher speed irrelevant if host MCU only supports 100 kHz. | Select when legacy SOIC layout exists or 400 kHz future-proofing is needed. |
| M95040-DWMN6TP | 4K-bit SPI EEPROM (not I²C); 1.8V–5.5V supply; 20 MHz SPI clock; no WP pin - uses software write enable. | Requires SPI interface and additional GPIO for write enable; incompatible protocol stack vs. I²C-based firmware. | Select only if migrating to SPI architecture or needing faster random access than I²C permits. |
Compared with AT24C04Y1-10YI-1.8, AT24C04D-10SI-1.8 offers identical functionality in a different package with optional higher-speed capability, while M95040-DWMN6TP introduces protocol and control-model divergence - making the former a drop-in layout alternative and the latter a full interface redesign candidate.
Availability
AT24C04Y1-10YI-1.8 is available at Aetrix Electronics and suitable for industrial sensor calibration, automotive body control modules, and medical device parameter storage requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for AT24C04Y1-10YI-1.8 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog components, and memory solutions for industrial, automotive, and consumer markets.
The AT24Cxx family was designed specifically for cost-sensitive, low-power I²C-based configuration and calibration storage - emphasizing reliability, wide voltage operation, and automotive qualification.
FAQ
What is the maximum I²C clock frequency supported by AT24C04Y1-10YI-1.8 at 1.8V?
The AT24C04Y1-10YI-1.8 supports a maximum I²C clock frequency of 100 kHz when operating at 1.8V. This is explicitly specified in the AC Characteristics table under "1.8-volt" conditions. At higher supply voltages (≥2.5V), it supports up to 400 kHz, but that performance is not guaranteed at 1.8V. The 100 kHz limit ensures timing margin for reliable communication with low-drive-strength 1.8V microcontrollers.
Does AT24C04Y1-10YI-1.8 require external pull-up resistors on SDA and SCL lines?
Yes, AT24C04Y1-10YI-1.8 requires external pull-up resistors on both SDA and SCL lines because its I²C interface uses open-drain outputs. Typical values range from 2.2 kΩ to 10 kΩ depending on bus capacitance and speed requirements. Without pull-ups, the bus cannot achieve valid HIGH logic levels, preventing proper START/STOP detection and ACK generation - a fundamental requirement for any I²C transaction involving AT24C04Y1-10YI-1.8.
How many AT24C04Y1-10YI-1.8 devices can be connected on the same I²C bus?
Up to four AT24C04Y1-10YI-1.8 devices can share a single I²C bus. This is enabled by hard-wired addressing using the A2 and A1 pins (A0 is no-connect), generating device addresses 0x50–0x53. Each combination of A2/A1 logic levels selects a unique 7-bit slave address, allowing concurrent operation without address conflict - a key design feature confirmed in the Device Addressing section of the AT24C04Y1-10YI-1.8 datasheet.
What is the function of the A0 pin on AT24C04Y1-10YI-1.8?
The A0 pin on AT24C04Y1-10YI-1.8 is designated as "No Connect" (NC) and has no functional role in device addressing or operation. Unlike the AT24C01A/AT24C02, the AT24C04 uses only A2 and A1 for hard-wired addressing; A0 is internally disconnected. It may be left floating or tied to GND/VCC without affecting AT24C04Y1-10YI-1.8 behavior - a detail explicitly stated in the Pin Description and Device Addressing sections.
Is AT24C04Y1-10YI-1.8 suitable for automotive applications?
Yes, AT24C04Y1-10YI-1.8 is qualified for automotive use with industrial temperature range (-40°C to +85°C) and lead-free/halogen-free packaging. Its MAP-8 package is AEC-Q200 stress-tested, and the part is explicitly listed in Microchip's automotive-grade ordering information. It is deployed in body control modules, seat memory systems, and lighting controllers where reliable, low-voltage nonvolatile storage is required - meeting functional safety prerequisites for ASIL-B supporting functions.
AT24C04Y1-10YI-1.8 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-VDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 512 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-MAP (3x4.9)
AT24C04Y1-10YI-1.8 FAQ
1.How can I place an order for AT24C04Y1-10YI-1.8 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C04Y1-10YI-1.8 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C04Y1-10YI-1.8 reliable?
The price and inventory of AT24C04Y1-10YI-1.8 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C04Y1-10YI-1.8 is usually 5 days.
3.What payment methods are accepted for AT24C04Y1-10YI-1.8?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C04Y1-10YI-1.8 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C04Y1-10YI-1.8?
AT24C04Y1-10YI-1.8 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C04Y1-10YI-1.8 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C04Y1-10YI-1.8?
For technical support, including AT24C04Y1-10YI-1.8 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C04Y1-10YI-1.8 requirements.
6.How does Aetrix verify that AT24C04Y1-10YI-1.8 is sourced from the original manufacturer or authorized distributors?
All AT24C04Y1-10YI-1.8 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C04Y1-10YI-1.8 meets industry standards.
7.What is the process for return or replacement of AT24C04Y1-10YI-1.8?
All AT24C04Y1-10YI-1.8 units undergo pre-shipment inspection (PSI). If there is an issue with AT24C04Y1-10YI-1.8, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C04Y1-10YI-1.8 part is unused and in its original packaging.
Return procedure for AT24C04Y1-10YI-1.8:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C04Y1-10YI-1.8 Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
