My Inquiry
My Account
Microchip Technology AT24C1024BN-SH25-B
- Part No.:
- AT24C1024BN-SH25-B
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT24C1024BN-SH25-B.pdf
- Description:
- IC EEPROM 1MBIT I2C 1MHZ 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:3,582
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C1024BN-SH25-B from Microchip Technology (formerly Atmel) is a 1 Mbit (131,072 × 8) two-wire serial EEPROM with 2.5V operation (2.5V to 5.5V), 1 MHz clock rate, hardware write-protect pin (WP), and 256-byte page write capability. It supports cascading up to four devices on a shared I²C bus and is used in industrial control modules for nonvolatile parameter storage across power cycles.
For engineers reviewing the AT24C1024BN-SH25-B datasheet, AT24C1024BN-SH25-B pinout, AT24C1024BN-SH25-B application, or AT24C1024BN-SH25-B equivalent, key selection criteria include VCC range compatibility (2.5–5.5 V), WP pin functionality, 8-lead JEDEC SOIC package dimensions, and 1 MHz I²C timing compliance under industrial temperature conditions (–40°C to +85°C).
Technical Context
The AT24C1024BN-SH25-B implements a standard two-wire (I²C-compatible) interface with Schmitt-triggered, noise-filtered inputs and open-drain SDA/SCL pins supporting bidirectional data transfer. Its internal architecture includes a 17-bit address counter, page-addressable memory organization (512 pages × 256 bytes), and hardware/software write protection via the WP pin.
Device addressing uses two hardwired inputs (A1, A2) enabling up to four devices per bus, while the P0 bit in the device address selects between upper and lower 512K memory blocks. Write operations support both byte and 256-byte page modes, with self-timed internal write cycles completing in 5 ms typical.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1,048,576 bits (131,072 × 8), organized as 512 pages of 256 bytes - enables firmware parameter logging without external memory management logic |
| Supply Voltage Range | 2.5V to 5.5V - compatible with 3.3V and 5V microcontroller I/O domains without level shifting |
| I²C Clock Rate | Up to 1 MHz at 2.5V/5V - supports high-throughput configuration updates in real-time systems |
| Write Cycle Time | 5 ms typical - defines minimum interval between successive write commands; impacts system responsiveness during bulk writes |
| Endurance & Retention | 1,000,000 write cycles per page / 40-year data retention - suitable for field-deployed equipment requiring long-term reliability without refresh |
| Operating Temperature | –40°C to +85°C - validated for industrial environments including motor drives and PLC backplanes |
| Input Capacitance | SDA: ≤8 pF, A1/SCL: ≤6 pF - ensures signal integrity on long I²C traces with multiple slaves |
Pinout & Package
AT24C1024BN-SH25-B is packaged in an 8-lead JEDEC SOIC (package code 8S1), 0.150" wide body, with NiPdAu lead finish. Pin 1 is marked by a notch or dot at the top-left corner of the package.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| NC | No-connect terminal | Internally unconnected; must be left floating or tied to GND per layout guidelines - no electrical function |
| A1 | Device address input | Hardwired logic level sets bit-1 of 3-bit device address; enables up to four devices on same I²C bus |
| A2 | Device address input | Hardwired logic level sets bit-2 of 3-bit device address; used with A1 for multi-device addressing |
| GND | Ground reference | Primary return path for VCC and I/O signals; requires low-impedance PCB plane connection |
| VCC | Power supply input | Accepts 2.5V–5.5V; must be decoupled with ≥100 nF ceramic capacitor near pin |
| WP | Hardware write-protect | Pulled high to VCC to inhibit all writes; pulled low to GND for normal operation - critical for field firmware safety |
| SCL | Serial clock input | Open-drain, Schmitt-triggered; clocks data on rising edge; requires external pull-up resistor (1.3 kΩ @ 5V) |
| SDA | Serial data I/O | Open-drain, bidirectional, Schmitt-triggered; shares bus with other I²C devices; requires same pull-up as SCL |
Key Features
| Feature | Design Value |
|---|---|
| 256-byte page write mode | Reduces I²C transaction overhead by up to 255× vs. byte writes - accelerates factory calibration data loading |
| Write protect (WP) pin | Hardware-enforced memory lock prevents accidental overwrites during system boot or debug - eliminates software-only vulnerability |
| 17-bit random addressing | Enables direct access to any byte within 1 Mbit space without sequential scanning - critical for fast lookup tables |
| Internal address counter rollover | Automatically wraps from last byte to first byte on boundary overflow - simplifies circular buffer implementation in firmware |
| 400 kHz (1.8V) / 1 MHz (2.5V/5V) clock support | Allows dynamic speed scaling based on VCC - maintains timing margin across mixed-voltage systems |
Applications
| Industrial PLC Configuration Storage | Medical Device Calibration Data |
|---|---|
Use Scenario: Storing I/O mapping, PID tuning parameters, and alarm thresholds in programmable logic controllers deployed in factory automation lines. IC Role / Device Role / Timing Role: Nonvolatile configuration register holding user-defined operational settings across power cycles and firmware updates. Use Value: Enables zero-downtime reconfiguration without external programming tools; WP pin prevents runtime corruption during EMI events. | Use Scenario: Retaining sensor offset/gain coefficients and patient-specific therapy profiles in portable infusion pumps and diagnostic monitors. IC Role / Device Role / Timing Role: Secure, long-life data vault for FDA-required calibration records and usage logs. Use Value: Meets 40-year data retention and 1M-cycle endurance requirements for Class II medical devices; 2.5V operation aligns with battery-backed MCU rails. |
| Smart Energy Meter Firmware Parameters | Automotive Body Control Module Settings |
Use Scenario: Saving tariff schedules, pulse constants, and tamper-event timestamps in ANSI C12.20-compliant electricity meters operating in outdoor enclosures. IC Role / Device Role / Timing Role: Tamper-resistant configuration store interfaced directly to metering SoC via I²C. Use Value: WP pin disables writes during voltage sags; –40°C to +85°C rating ensures reliability in unheated meter cabinets. | Use Scenario: Holding seat position memory, mirror presets, and lighting profiles in automotive BCMs subjected to thermal cycling and vibration. IC Role / Device Role / Timing Role: EEPROM-based parameter bank accessed by 8-bit/16-bit microcontrollers during vehicle power-up. Use Value: 8S1 SOIC package fits constrained PCB areas; 1 MHz I²C speed reduces boot-time latency for user-customized features. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24C1024B-TH25-T | TSSOP-8 package (4.4 mm × 3.0 mm), tape-and-reel packaging; identical electrical specs and pinout | Better suited for automated SMT assembly and space-constrained layouts where SOIC footprint is too large | Select when board area is limited or high-volume pick-and-place is required; same schematic design, no layout change needed |
| M95M01-RDW6TP | 1 Mbit SPI interface (not I²C), 2.5–5.5 V, 10 MHz clock, WLCSP-8 package; no A1/A2 address pins | Requires SPI-capable host MCU and different driver stack; lacks multi-device bus sharing capability | Choose only if SPI is preferred over I²C and single-device topology is acceptable; not drop-in compatible |
Compared with AT24C1024B-TH25-T, the AT24C1024BN-SH25-B offers identical functionality in a JEDEC SOIC package optimized for manual prototyping and legacy board compatibility; versus M95M01-RDW6TP, it provides native I²C multi-drop support and pin-for-pin replaceability in existing SOIC footprints.
Availability
AT24C1024BN-SH25-B is available at Aetrix Electronics and suitable for industrial PLCs, medical diagnostics equipment, and smart energy meters requiring stable component supply, long-lifecycle assurance, and RoHS-compliant manufacturing.
Supply support for AT24C1024BN-SH25-B includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full product support, documentation, and qualification for the AT24Cxx EEPROM family.
The AT24C1024BN-SH25-B belongs to Microchip's serial EEPROM product line, designed specifically for robust, low-power nonvolatile storage in industrial, automotive, and medical systems where data integrity and long-term reliability are critical.
FAQ
What is the maximum I²C clock frequency supported by the AT24C1024BN-SH25-B?
The AT24C1024BN-SH25-B supports up to 1 MHz I²C clock frequency when operated at 2.5V or 5V supply. At 1.8V, the maximum clock rate is 400 kHz. This dual-speed capability allows designers to optimize bus throughput based on system voltage rails without changing firmware timing logic.
Does the AT24C1024BN-SH25-B require external pull-up resistors on SDA and SCL lines?
Yes, the AT24C1024BN-SH25-B requires external pull-up resistors on both SDA and SCL lines because its I/O pins are open-drain. For 5V operation, a 1.3 kΩ resistor is recommended; for 1.8V systems, a 10 kΩ resistor is typical. Proper pull-up values ensure reliable signal rise times and noise immunity per I²C specification.
How does the write-protect (WP) pin function on the AT24C1024BN-SH25-B?
When the WP pin of the AT24C1024BN-SH25-B is driven high to VCC, all write operations (byte and page) are inhibited - protecting memory contents from accidental or malicious modification. When WP is low (GND), normal write access is enabled. The pin has an internal weak pull-down, but Microchip recommends hardwiring it for deterministic behavior.
Can multiple AT24C1024BN-SH25-B devices share the same I²C bus?
Yes, up to four AT24C1024BN-SH25-B devices can share one I²C bus using the A1 and A2 address inputs. Each device is assigned a unique 3-bit hardware address (bits A2, A1, P0), allowing individual addressing without bus contention. This enables modular system designs with distributed configuration storage.
What is the memory organization of the AT24C1024BN-SH25-B?
The AT24C1024BN-SH25-B organizes its 1 Mbit capacity as 131,072 words of 8 bits each, internally structured into 512 pages of 256 bytes. Addressing requires a 17-bit word address, with the most significant bit (P0) embedded in the device address byte - enabling efficient page-aligned access and wraparound on boundary overflow.
AT24C1024BN-SH25-B Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Mbit
- Memory Organization:
- 128K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 550 ns
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT24C1024BN-SH25-B FAQ
1.How can I place an order for AT24C1024BN-SH25-B through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C1024BN-SH25-B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C1024BN-SH25-B reliable?
The price and inventory of AT24C1024BN-SH25-B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C1024BN-SH25-B is usually 5 days.
3.What payment methods are accepted for AT24C1024BN-SH25-B?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C1024BN-SH25-B transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C1024BN-SH25-B?
AT24C1024BN-SH25-B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C1024BN-SH25-B order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C1024BN-SH25-B?
For technical support, including AT24C1024BN-SH25-B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C1024BN-SH25-B requirements.
6.How does Aetrix verify that AT24C1024BN-SH25-B is sourced from the original manufacturer or authorized distributors?
All AT24C1024BN-SH25-B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C1024BN-SH25-B meets industry standards.
7.What is the process for return or replacement of AT24C1024BN-SH25-B?
All AT24C1024BN-SH25-B units undergo pre-shipment inspection (PSI). If there is an issue with AT24C1024BN-SH25-B, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C1024BN-SH25-B part is unused and in its original packaging.
Return procedure for AT24C1024BN-SH25-B:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C1024BN-SH25-B Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
