Microchip Technology AT24C1024BN-SH-T
- Part No.:
- AT24C1024BN-SH-T
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT24C1024BN-SH-T.pdf
- Description:
- IC EEPROM 1MBIT I2C 1MHZ 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,169
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C1024BN-SH-T from Microchip Technology (formerly Atmel) is a 1 Mbit (131,072 × 8) two-wire serial EEPROM with 1.8V operation (1.8V–3.6V), 400 kHz clock rate at 1.8V, and 256-byte page write capability. It features hardware write protection via the WP pin, Schmitt-trigger inputs for noise immunity, and supports up to four devices on a shared I²C bus using A1/A2 address inputs. It is used in industrial sensor calibration storage and embedded system configuration retention.
For engineers reviewing the AT24C1024BN-SH-T datasheet, AT24C1024BN-SH-T pinout, AT24C1024BN-SH-T application, or AT24C1024BN-SH-T equivalent, this page delivers verified electrical specs, JEDEC SOIC-8 package details, real-world use cases in low-power systems, and validated alternative parts for design continuity and supply chain resilience.
Technical Context
The AT24C1024BN-SH-T implements a standard I²C-compatible two-wire interface with open-drain SDA and edge-triggered SCL, supporting both random and sequential read modes plus byte/page write operations. Its internal architecture includes a 17-bit address counter, cascaded device addressing via A1/A2 pins, and an integrated high-voltage pump for EEPROM write cycling.
It operates across –40°C to +85°C with 1,000,000 write cycles per page and 40-year data retention. The device uses internal pull-down biasing on A1/A2 and WP when floating, and requires external pull-ups on SDA/SCL - compatible with standard microcontroller I²C peripherals without level-shifting at 1.8V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1,048,576 bits (131,072 × 8), enabling full firmware parameter sets or multi-sensor calibration tables in one device. |
| Supply Voltage Range | 1.8V to 3.6V - supports direct integration into 1.8V logic domains without voltage translation. |
| Max Clock Frequency | 400 kHz at 1.8V - ensures reliable timing margins in noise-prone industrial environments. |
| Page Write Size | 256 bytes - reduces write overhead vs. byte-write-only EEPROMs; enables efficient bulk configuration updates. |
| Write Endurance | 1,000,000 cycles per page - suitable for daily field-updatable calibration or logging applications over 10+ years. |
| Data Retention | 40 years at 85°C - guarantees long-term integrity of stored device identity, security keys, or factory settings. |
| Standby Current | 1.0 µA at 1.8V - critical for battery-powered IoT nodes where EEPROM must remain powered during sleep. |
Pinout & Package
AT24C1024BN-SH-T is packaged in an 8-lead JEDEC SOIC (package code 8S1), 0.150" wide body, NiPdAu lead finish, tape-and-reel format (4,000 units per reel). Pin 1 is marked with a notch or dot; leads are gull-wing, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A1 | Device Address Input | Hardwired high/low or left floating (internally pulled down); selects one of four possible addresses on shared I²C bus. |
| A2 | Device Address Input | Second address bit; used with A1 to enable up to four AT24C1024BN-SH-T devices on same bus without conflict. |
| GND | Ground Reference | Return path for VCC and all I/O; must be low-impedance to minimize noise coupling into SDA/SCL lines. |
| VCC | Power Supply | 1.8V–3.6V input; decoupling capacitor (0.1 µF ceramic) required within 5 mm for stable write/read operation. |
| WP | Write Protect Control | Active-high hardware lock: tied to VCC disables all writes; tied to GND enables full read/write access. |
| SCL | Serial Clock Input | Positive-edge sampled clock; requires external pull-up; defines timing for data sampling and ACK generation. |
| SDA | Serial Data I/O | Open-drain bidirectional line; shares bus with other I²C devices; requires external pull-up resistor (1.3 kΩ typical at 1.8V). |
| NC | No Connect | Unbonded pin; must remain unconnected - no routing or grounding allowed to avoid parasitic coupling. |
Key Features
| Feature | Design Value |
|---|---|
| Low-voltage 1.8V operation | Enables direct interfacing with ultra-low-power MCUs (e.g., ARM Cortex-M0+, MSP430) without level shifters. |
| Schmitt-trigger inputs | Rejects >100 ns noise pulses on SCL/SDA, eliminating false start/stop detection in electrically noisy industrial cabinets. |
| 256-byte page write mode | Reduces firmware update time by 95% vs. byte-write: 256 bytes written in one 5 ms cycle instead of 256 × 5 ms. |
| Hardware + software write protection | WP pin provides physical lockout; combined with software address-lock commands, prevents accidental overwrites during debug. |
| Cascadable 4-device addressing | Eliminates need for multiplexers or additional GPIOs when managing multiple EEPROMs in modular systems (e.g., multi-channel DAQ). |
Applications
| Industrial Sensor Calibration Storage | Medical Device Configuration Retention |
|---|---|
Use Scenario: Storing temperature, pressure, and offset coefficients for factory-calibrated sensors in HVAC control panels. IC Role / Device Role / Timing Role: Nonvolatile parameter store accessed at power-on reset; retains values across 10+ year product lifetime. Use Value: Eliminates manual recalibration; enables traceable NIST-compliant calibration data with 40-year retention guarantee. |
Use Scenario: Holding user-selected therapy parameters and safety thresholds in portable infusion pumps. IC Role / Device Role / Timing Role: Secure configuration vault; accessed only during boot and settings change - not during runtime delivery. Use Value: Ensures FDA-required parameter persistence after battery replacement or unexpected shutdown; WP pin prevents runtime corruption. |
| Smart Meter Firmware Parameterization | Automotive Body Control Module Settings |
Use Scenario: Storing tariff schedules, meter ID, and communication credentials in ANSI C12.19-compliant electricity meters. IC Role / Device Role / Timing Role: I²C-configurable memory mapped into MCU's peripheral space; updated via secure OTA commands. Use Value: Supports field-upgradable billing logic without firmware reflashing; 1Mbit capacity accommodates multi-tariff + crypto key storage. |
Use Scenario: Saving seat position, mirror angle, and lighting preferences in vehicle door modules. IC Role / Device Role / Timing Role: Low-power EEPROM accessed during ignition-on sequence; retains settings through battery disconnect events. Use Value: Achieves <1 µA standby current draw - meets ISO 16750-2 quiescent load requirements for automotive modules. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STMicroelectronics M24C1024-RMN6TP | Same 1 Mbit density, 1.7–5.5V range, but rated for 1 MHz at 5V only; 3.5 ms typical write cycle vs. 5 ms. | Higher max clock supports faster host polling in 3.3V/5V systems; less suitable for strict 1.8V-only designs. | Select when operating above 3.0V and requiring marginally faster writes; verify WP pin behavior matches legacy firmware. |
| Renesas R1EX24102ASAS0I | 1 Mbit, 1.7–5.5V, supports 1 MHz at 1.8V; built-in error correction (ECC) and enhanced ESD rating (8 kV HBM). | ECC enables robustness in high-noise automotive ECUs; higher ESD tolerance simplifies board-level protection design. | Prefer for new automotive or medical designs requiring certified reliability; not drop-in due to different pinout (WP relocated). |
Compared with M24C1024-RMN6TP and R1EX24102ASAS0I, the AT24C1024BN-SH-T offers tighter 1.8V timing compliance and JEDEC SOIC-8 footprint compatibility with legacy Atmel-based platforms, while trading off ECC and higher-speed operation for cost-sensitive industrial deployments.
Availability
AT24C1024BN-SH-T is available at Aetrix Electronics and suitable for industrial sensor calibration storage, medical device configuration retention, and smart meter firmware parameterization requiring stable component supply and long-term lifecycle support.
Supply support for AT24C1024BN-SH-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full technical and manufacturing continuity for the AT24Cxx EEPROM family.
The AT24C1024BN-SH-T belongs to Microchip's serial EEPROM product line, engineered for ultra-low-power, high-reliability nonvolatile storage in space-constrained industrial and medical systems.
FAQ
What is the maximum clock frequency supported by AT24C1024BN-SH-T at 1.8V?
The AT24C1024BN-SH-T supports a maximum clock frequency of 400 kHz when operated at 1.8V. This value is characterized and specified in the AC characteristics table under industrial temperature conditions (–40°C to +85°C) with CL = 100 pF. Exceeding this frequency may result in unreliable ACK timing or data corruption during write cycles.
Does AT24C1024BN-SH-T require external pull-up resistors on SDA and SCL lines?
Yes, AT24C1024BN-SH-T requires external pull-up resistors on both SDA and SCL lines. The SDA pin is open-drain, and SCL is input-only with no internal pull-up. For 1.8V operation, a 10 kΩ pull-up is recommended; for 3.3V, 4.7 kΩ is typical. Values must be selected based on bus capacitance and desired rise time per I²C specification.
How many devices can share the same I²C bus with AT24C1024BN-SH-T?
Up to four AT24C1024BN-SH-T devices can share the same I²C bus using the A1 and A2 address input pins. Each device is assigned a unique 2-bit hardware address (00, 01, 10, or 11), allowing independent addressing without bus contention. The seventh bit (P0) of the device address also serves as a memory page selector.
What is the function of the NC pin on AT24C1024BN-SH-T in SOIC-8 package?
The NC (No Connect) pin on AT24C1024BN-SH-T is an unconnected, unbonded terminal. It must remain electrically floating - neither tied to GND, VCC, nor routed on PCB - to prevent parasitic coupling that could disrupt SDA/SCL signal integrity or induce latch-up. Its presence maintains mechanical symmetry in the SOIC-8 leadframe.
Can AT24C1024BN-SH-T retain data for 40 years at elevated temperatures?
AT24C1024BN-SH-T guarantees 40-year data retention at +85°C ambient temperature, as validated by accelerated life testing per JEDEC JESD22-A117. At higher temperatures (e.g., +105°C), retention drops exponentially; for extended high-temp operation, derating curves in the datasheet must be consulted to ensure required lifetime.
AT24C1024BN-SH-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Mbit
- Memory Organization:
- 128K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 550 ns
- Voltage - Supply:
- 1.8V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT24C1024BN-SH-T FAQ
1.How can I place an order for AT24C1024BN-SH-T through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C1024BN-SH-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C1024BN-SH-T reliable?
The price and inventory of AT24C1024BN-SH-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C1024BN-SH-T is usually 5 days.
3.What payment methods are accepted for AT24C1024BN-SH-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C1024BN-SH-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C1024BN-SH-T?
AT24C1024BN-SH-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C1024BN-SH-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C1024BN-SH-T?
For technical support, including AT24C1024BN-SH-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C1024BN-SH-T requirements.
6.How does Aetrix verify that AT24C1024BN-SH-T is sourced from the original manufacturer or authorized distributors?
All AT24C1024BN-SH-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C1024BN-SH-T meets industry standards.
7.What is the process for return or replacement of AT24C1024BN-SH-T?
All AT24C1024BN-SH-T units undergo pre-shipment inspection (PSI). If there is an issue with AT24C1024BN-SH-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C1024BN-SH-T part is unused and in its original packaging.
Return procedure for AT24C1024BN-SH-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C1024BN-SH-T Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
