Microchip Technology AT24C128-10PC-1.8
- Part No.:
- AT24C128-10PC-1.8
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
AT24C128-10PC-1.8.pdf
- Description:
- IC EEPROM 128KBIT I2C 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:3,103
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C128-10PC-1.8 from Microchip Technology (formerly Atmel) is a 128 Kbit (16,384 × 8) I²C-compatible serial EEPROM optimized for ultra-low-voltage operation at 1.8 V to 3.6 V, featuring 64-byte page write capability, hardware write protection via WP pin, and 100,000 write cycles endurance. It serves as nonvolatile configuration storage in battery-powered IoT sensors, portable medical devices, and industrial control modules requiring reliable data retention over 40 years.
For engineers reviewing the AT24C128-10PC-1.8 datasheet, AT24C128-10PC-1.8 pinout, AT24C128-10PC-1.8 application, or AT24C128-10PC-1.8 equivalent, key selection considerations include its 1.8 V supply compatibility, 100 kHz I²C bus speed limit at low voltage, 8-pin PDIP package with A0/A1 address inputs, and hardware/software write protection behavior tied to the WP pin state.
Technical Context
The AT24C128-10PC-1.8 implements a standard two-wire (I²C) interface with open-drain SDA and edge-triggered SCL, supporting bidirectional data transfer under strict timing constraints: tLOW ≥ 4.7 µs and tHIGH ≥ 4.0 µs at 100 kHz. Its internal architecture organizes memory as 256 pages of 64 bytes each, with automatic address rollover within pages during page writes.
It uses Schmitt-trigger inputs on SCL, SDA, A0, A1, and WP for noise immunity, and features an internally pulled-down WP pin that defaults to write-enable when floating. The device enters standby mode after STOP condition receipt and supports acknowledge polling to detect write completion without fixed delay timing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 128 Kbit (16,384 × 8), organized as 256 pages × 64 bytes - enables efficient firmware parameter storage with page-level erase/write granularity. |
| Supply Voltage | 1.8 V to 3.6 V - supports direct interfacing with 1.8 V logic families and battery-powered systems down to single-cell Li-ion or alkaline. |
| I²C Clock Frequency | 100 kHz max at 1.8 V - defines maximum bus throughput for configuration reads/writes in power-constrained environments. |
| Write Cycle Time | 20 ms max - determines minimum interval between successive write operations; impacts real-time logging latency. |
| Endurance | 100,000 write cycles - ensures long-term reliability for applications updating calibration data or event logs daily over >27 years. |
| Data Retention | 40 years at +85°C - guarantees persistent storage integrity across product lifetime without refresh, critical for unattended deployments. |
| Standby Current | 0.2 µA typical at 1.8 V - minimizes quiescent power draw in always-on sensor nodes or sleep-mode microcontroller systems. |
Pinout & Package
AT24C128-10PC-1.8 is supplied in an 8-pin plastic dual in-line package (PDIP), 0.300" wide (8P3), with through-hole mounting and JEDEC MS-001 BA compliance. Pin 1 is index-marked; package dimensions are 9.65 mm × 3.94 mm × 4.57 mm (L × W × H).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Device Address Input | Hardwired low/high to select one of four possible I²C addresses (0x50–0x53); floating defaults to logic 0 for backward compatibility. |
| A1 | Device Address Input | Second address bit enabling up to four AT24C128-10PC-1.8 devices on same I²C bus without address conflict. |
| NC | No Connect | Internally unconnected; must remain unconnected on PCB - no pull-up/down or routing required. |
| GND | Ground Reference | System ground return path for all internal circuitry and I/O; requires low-impedance connection to minimize noise coupling. |
| VCC | Power Supply | 1.8 V to 3.6 V input; bypass capacitor (0.1 µF ceramic) recommended adjacent to pin for stable low-voltage operation. |
| WP | Write Protect Control | Active-high hardware lock: tied to VCC disables all writes; floating or GND enables full read/write access. |
| SCL | I²C Clock Input | Positive-edge sampled clock; requires external pull-up resistor (typically 10 kΩ @ 1.8 V) to VCC for proper bus signaling. |
| SDA | I²C Data I/O | Bidirectional open-drain line; shares pull-up with SCL; supports multi-master arbitration and wire-OR logic with other I²C devices. |
Key Features
| Feature | Design Value |
|---|---|
| Low-voltage operation | Functional at 1.8 V supply - eliminates level-shifting requirements when interfacing with 1.8 V microcontrollers or FPGAs. |
| Schmitt-trigger inputs | Applied to SCL, SDA, A0, A1, and WP - rejects high-frequency noise and ensures clean signal sampling in electrically noisy industrial environments. |
| 64-byte page write mode | Allows burst programming of up to 64 bytes per write cycle - reduces total write time by ~63× vs. byte-by-byte writes for block updates. |
| Hardware + software write protection | WP pin controls global write enable; software can assert protection by driving WP high before write - provides dual-layer data security against accidental overwrite. |
| 40-year data retention | Validated at +85°C ambient - ensures stored calibration coefficients, serial numbers, or usage logs remain intact over full product lifecycle without backup power. |
Applications
| Smart Energy Meters | Portable Diagnostic Devices |
|---|---|
Use Scenario: Storing tariff tables, metering registers, and tamper-event logs in utility-grade electricity meters operating from 1.8 V coin cells or energy harvesters. IC Role / Device Role / Timing Role: Nonvolatile configuration and event-history storage with guaranteed 40-year retention and immunity to brown-out corruption during power cycling. Use Value: Eliminates need for external backup capacitors or supercapacitors while maintaining regulatory compliance for data integrity over 20+ year field deployment. | Use Scenario: Holding patient calibration profiles, sensor offset corrections, and last-measurement history in handheld blood glucose or ECG monitors powered by single AAA batteries. IC Role / Device Role / Timing Role: Low-power parameter storage accessed only during startup or user-initiated recalibration; draws just 0.2 µA in standby. Use Value: Extends battery life beyond 18 months between replacements while preserving clinical accuracy across repeated use cycles. |
| Industrial PLC I/O Modules | Automotive Body Control Units |
Use Scenario: Saving channel-specific scaling factors, fault counters, and commissioning settings in DIN-rail mounted programmable logic controller expansion modules exposed to -40°C to +85°C ambient. IC Role / Device Role / Timing Role: Industrial-grade EEPROM with extended temperature support and 100,000 write-cycle endurance for field-updatable configuration. Use Value: Enables remote firmware updates with persistent parameter storage unaffected by frequent power cycling or thermal stress in factory automation environments. | Use Scenario: Storing seat position memory, mirror presets, and lighting configuration in automotive body control modules where space and power budget are constrained. IC Role / Device Role / Timing Role: AEC-Q100 qualified (via industrial temp grade) nonvolatile storage interfaced directly to 1.8 V CAN/LIN microcontroller peripherals. Use Value: Reduces BOM count by removing voltage translators and simplifies layout with native 1.8 V compatibility and 8-pin PDIP through-hole assembly. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M24C128-WMN6TP | 128 Kbit, 1.7–5.5 V supply, 400 kHz max I²C speed at 1.8 V, SO8 package | Higher bus speed and wider voltage range; lacks PDIP option and has different WP behavior (active-low) | Preferred for new designs needing faster writes or surface-mount assembly; not drop-in due to pinout and WP polarity mismatch. |
| BR24G128FJ-WE2 | 128 Kbit, 1.6–5.5 V, 1 MHz I²C, 8-pin SOP, built-in error correction | Includes ECC for enhanced reliability; higher speed but requires different initialization sequence | Recommended for safety-critical applications requiring bit-error detection; requires firmware adaptation for ECC handling and address mapping. |
Compared with M24C128-WMN6TP and BR24G128FJ-WE2, the AT24C128-10PC-1.8 offers proven 8-pin PDIP compatibility, deterministic 100 kHz timing at 1.8 V, and simple hardware write protection - making it optimal for legacy-replacement, prototyping, and cost-sensitive industrial designs where layout stability and ease of validation are prioritized over raw speed or advanced features.
Availability
AT24C128-10PC-1.8 is available at Aetrix Electronics and suitable for smart metering, portable diagnostics, industrial PLC modules, and automotive body control units requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for AT24C128-10PC-1.8 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and nonvolatile memory solutions, with a focus on embedded control and connectivity.
The AT24C128-10PC-1.8 belongs to Microchip's legacy AT24C serial EEPROM family, designed specifically for low-power, low-voltage embedded systems requiring robust, long-life nonvolatile storage in space- and energy-constrained applications.
FAQ
What is the maximum I²C clock frequency supported by AT24C128-10PC-1.8 at 1.8 V?
The AT24C128-10PC-1.8 supports a maximum I²C clock frequency of 100 kHz when operated at 1.8 V. This is specified in the AC Characteristics table under "1.8-volt" column for fSCL. Higher frequencies (up to 400 kHz or 1 MHz) require ≥2.5 V or 5.0 V supply, respectively - attempting 400 kHz at 1.8 V violates timing margins and risks communication failure.
Does AT24C128-10PC-1.8 require external pull-up resistors on SDA and SCL lines?
Yes, AT24C128-10PC-1.8 requires external pull-up resistors on both SDA and SCL lines because its I²C interface uses open-drain outputs. For 1.8 V operation, a 10 kΩ pull-up to VCC is recommended per the AC measurement conditions in the datasheet. Incorrect pull-up values cause timing violations or bus contention.
How does the WP pin function on AT24C128-10PC-1.8, and what happens if it is left unconnected?
On AT24C128-10PC-1.8, the WP pin is active-high: tying it to VCC disables all write operations, while grounding it enables writes. If left unconnected, an internal pull-down asserts logic low, enabling full read/write functionality - no external biasing is required unless hardware write protection is needed.
What package type is used for AT24C128-10PC-1.8, and are there lead-free options available?
AT24C128-10PC-1.8 uses an 8-pin plastic dual in-line package (PDIP), 0.300" wide (JEDEC MS-001 BA, package code 8P3). It is RoHS-compliant and lead-free per Microchip's standard manufacturing process; the "-10PC" suffix confirms PDIP packaging and 1.8 V operation, with no halogenated materials.
Can AT24C128-10PC-1.8 be used interchangeably with AT24C128-10PI-1.8 in industrial temperature applications?
No - AT24C128-10PC-1.8 is rated for commercial temperature range (0°C to +70°C), while AT24C128-10PI-1.8 is specified for industrial range (-40°C to +85°C). Substituting the commercial version in industrial environments risks parametric failure outside its validated operating range, especially for timing, leakage current, and write reliability.
AT24C128-10PC-1.8 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 1.8V ~ 3.6V
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
AT24C128-10PC-1.8 FAQ
1.How can I place an order for AT24C128-10PC-1.8 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C128-10PC-1.8 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C128-10PC-1.8 reliable?
The price and inventory of AT24C128-10PC-1.8 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C128-10PC-1.8 is usually 5 days.
3.What payment methods are accepted for AT24C128-10PC-1.8?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C128-10PC-1.8 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C128-10PC-1.8?
AT24C128-10PC-1.8 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C128-10PC-1.8 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C128-10PC-1.8?
For technical support, including AT24C128-10PC-1.8 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C128-10PC-1.8 requirements.
6.How does Aetrix verify that AT24C128-10PC-1.8 is sourced from the original manufacturer or authorized distributors?
All AT24C128-10PC-1.8 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C128-10PC-1.8 meets industry standards.
7.What is the process for return or replacement of AT24C128-10PC-1.8?
All AT24C128-10PC-1.8 units undergo pre-shipment inspection (PSI). If there is an issue with AT24C128-10PC-1.8, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C128-10PC-1.8 part is unused and in its original packaging.
Return procedure for AT24C128-10PC-1.8:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C128-10PC-1.8 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

