Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Microchip Technology AT24C128-10PI-1.8

Name: AT24C128-10PI-1.8
Brand: Microchip Technology
SKU: AT24C128-10PI-1.8
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AT24C128-10PI-1.8

Manufacturer:: Microchip Technology

Category:: Memory

Package:: 8-DIP (0.300", 7.62mm)

Datasheet:: AT24C128-10PI-1.8.pdf

Description:: IC EEPROM 128KBIT I2C 8DIP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,960

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AT24C128-10PI-1.8 from Microchip Technology (formerly Atmel) is a 128 Kbit (16,384 × 8) I²C-compatible serial EEPROM optimized for ultra-low-voltage embedded systems. It operates from 1.8 V to 3.6 V, supports 100 kHz I²C clock rate at 1.8 V, features hardware write protection via WP pin, and delivers 100,000 write cycles with 40-year data retention - used in industrial sensor calibration storage and battery-powered IoT node configuration memory.

For engineers reviewing the AT24C128-10PI-1.8 datasheet, AT24C128-10PI-1.8 pinout, AT24C128-10PI-1.8 application, or AT24C128-10PI-1.8 equivalent, key selection criteria include 1.8 V operation margin, industrial temperature range (–40°C to +85°C), 64-byte page write capability, Schmitt-triggered noise-immune inputs, and compatibility with multi-device I²C bus topologies requiring A0/A1 address selection.

Technical Context

The AT24C128-10PI-1.8 implements a two-wire (I²C) serial interface with open-drain SDA/SCL pins, supporting standard-mode (100 kHz) timing at 1.8 V supply. Its internal architecture organizes memory as 256 pages of 64 bytes each, enabling partial-page writes and automatic address roll-over within page boundaries.

Device addressing uses hardwired A0/A1 pins to support up to four devices on a shared bus; WP pin enables hardware-level write protection by tying to VCC. The part includes Schmitt-trigger inputs and digital noise filtering to ensure robust operation in electrically noisy industrial environments.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Size	128 Kbit (16,384 × 8 bits), sufficient for firmware parameter tables or device-specific calibration data sets.
Supply Voltage Range	1.8 V to 3.6 V - enables direct interfacing with 1.8 V logic families and low-power microcontrollers without level-shifting.
I²C Clock Frequency	100 kHz maximum at 1.8 V - defines maximum sustained write/read throughput under lowest-voltage operation.
Write Cycle Time	20 ms max - determines minimum interval between successive write commands; impacts real-time logging latency.
Endurance & Retention	100,000 write cycles / 40 years data retention - qualifies for long-life field-deployed equipment requiring infrequent but critical nonvolatile updates.
Operating Temperature	–40°C to +85°C - certified for industrial-grade applications including motor control modules and environmental monitoring sensors.
Standby Current	0.2 µA typical at 1.8 V - minimizes quiescent power draw in always-on battery-backed systems.

Pinout & Package

AT24C128-10PI-1.8 is supplied in an 8-lead, 0.300" wide Plastic Dual Inline Package (PDIP), per JEDEC MS-001 BA standard. Pin 1 is index-marked; package dimensions are 9.91 mm × 6.35 mm × 3.30 mm (L × W × H).

Pin/Terminal	Circuit Role	Design Meaning
A0	Device Address Input	Hardwired low/high to configure one of four possible I²C slave addresses (0x50–0x53); floating defaults to logic low.
A1	Device Address Input	Second address bit; used with A0 to enable up to four AT24C128-10PI-1.8 devices on same I²C bus without address conflict.
NC	No Connect	Internally unconnected; must remain unconnected on PCB - no pull-up/down or routing required.
GND	Ground Reference	Primary return path for VCC and I/O signals; requires low-impedance connection to system ground plane.
VCC	Power Supply	1.8 V to 3.6 V input; decoupling capacitor (0.1 µF ceramic) recommended within 5 mm of pin.
WP	Write Protect Control	Active-high hardware lock: tied to VCC disables all writes; tied to GND enables full read/write access.
SCL	Serial Clock Input	Open-drain input synchronized to master clock; requires external pull-up resistor (typically 10 kΩ @ 1.8 V).
SDA	Serial Data I/O	Bidirectional open-drain data line; shares pull-up with SCL; supports multi-master arbitration and clock stretching.

Key Features

Feature	Design Value
Schmitt-trigger inputs with noise filtering	Enables reliable I²C communication in high-noise industrial settings (e.g., near motors or switching power supplies) without external RC filtering.
64-byte page write mode	Reduces write transaction overhead by allowing up to 64 bytes per stop condition - cuts firmware update time vs. byte-write-only alternatives.
Hardware + software write protection	WP pin provides physical lockout; combined with address-range locking in firmware, prevents accidental overwrites during field upgrades.
14-bit random word addressing	Supports direct access to any location in 128 Kbit space using compact 2-byte address packets - simplifies driver implementation in resource-constrained MCUs.
Cascadable 2-wire bus architecture	Allows stacking up to four AT24C128-10PI-1.8 devices on one I²C bus using A0/A1 pins - reduces BOM count and PCB routing complexity.

Applications

Industrial Sensor Calibration Storage	Smart Meter Configuration Memory
Use Scenario: Storing factory-trimmed ADC offset/gain coefficients and temperature compensation tables in pressure/flow sensors deployed in oil & gas pipelines. IC Role / Device Role / Timing Role: Nonvolatile parameter repository accessed once per power cycle during sensor initialization; no real-time timing constraints. Use Value: Eliminates need for external trimming potentiometers; enables post-manufacture calibration updates via service port while maintaining traceability across 40-year product lifetime.	Use Scenario: Holding tariff schedules, metering constants, and security keys in ANSI C12.19-compliant electricity meters operating on lithium-thionyl chloride batteries. IC Role / Device Role / Timing Role: Secure, low-power configuration store updated infrequently (<10×/year) during firmware upgrades or utility reprogramming events. Use Value: 0.2 µA standby current extends 10-year battery life; WP pin prevents unauthorized key modification during field servicing.
Medical Device Usage Logs	Automotive Body Control Module Settings
Use Scenario: Recording sterilization cycles, usage hours, and error codes in portable ultrasound transducers subject to FDA 21 CFR Part 11 audit requirements. IC Role / Device Role / Timing Role: Tamper-evident event logger writing timestamped entries after each clinical session; write endurance ensures >100,000 sessions. Use Value: 100,000 write cycles exceed typical device lifetime; 40-year retention satisfies medical record archival mandates without backup power.	Use Scenario: Saving user preferences (seat position, mirror angle, lighting profiles) and diagnostic trouble code history in 12 V automotive BCMs with 1.8 V domain controllers. IC Role / Device Role / Timing Role: Low-voltage EEPROM interfaced directly to 1.8 V CAN/LIN subsystem MCU - avoids level-shifter components. Use Value: Native 1.8 V operation eliminates voltage translation circuitry; industrial temp rating ensures reliability under hood temperature cycling (-40°C to +85°C).

Industrial Sensor Calibration Storage

Smart Meter Configuration Memory

Use Scenario: Storing factory-trimmed ADC offset/gain coefficients and temperature compensation tables in pressure/flow sensors deployed in oil & gas pipelines.

IC Role / Device Role / Timing Role: Nonvolatile parameter repository accessed once per power cycle during sensor initialization; no real-time timing constraints.

Use Value: Eliminates need for external trimming potentiometers; enables post-manufacture calibration updates via service port while maintaining traceability across 40-year product lifetime.

Use Scenario: Holding tariff schedules, metering constants, and security keys in ANSI C12.19-compliant electricity meters operating on lithium-thionyl chloride batteries.

IC Role / Device Role / Timing Role: Secure, low-power configuration store updated infrequently (<10×/year) during firmware upgrades or utility reprogramming events.

Use Value: 0.2 µA standby current extends 10-year battery life; WP pin prevents unauthorized key modification during field servicing.

Medical Device Usage Logs

Automotive Body Control Module Settings

Use Scenario: Recording sterilization cycles, usage hours, and error codes in portable ultrasound transducers subject to FDA 21 CFR Part 11 audit requirements.

IC Role / Device Role / Timing Role: Tamper-evident event logger writing timestamped entries after each clinical session; write endurance ensures >100,000 sessions.

Use Value: 100,000 write cycles exceed typical device lifetime; 40-year retention satisfies medical record archival mandates without backup power.

Use Scenario: Saving user preferences (seat position, mirror angle, lighting profiles) and diagnostic trouble code history in 12 V automotive BCMs with 1.8 V domain controllers.

IC Role / Device Role / Timing Role: Low-voltage EEPROM interfaced directly to 1.8 V CAN/LIN subsystem MCU - avoids level-shifter components.

Use Value: Native 1.8 V operation eliminates voltage translation circuitry; industrial temp rating ensures reliability under hood temperature cycling (-40°C to +85°C).

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
STMicroelectronics M24C128-BRMC6TG	Same 128 Kbit size, 1.8 V–5.5 V range, but rated only to +70°C commercial grade; 400 kHz max I²C speed at 1.8 V.	Lacks industrial temperature qualification; unsuitable for under-hood or outdoor industrial deployments.	Select when cost sensitivity outweighs extended temperature needs and higher-speed I²C is required at 1.8 V.
ON Semiconductor CAT24C128WI-GT3	Identical 128 Kbit organization and 1.8 V–3.6 V range; offers same –40°C to +85°C rating but uses different A0/A1 default logic (pulled high vs. pulled low).	Requires PCB layout review for A0/A1 pull configuration; pinout identical but address mapping differs if pins float.	Choose when migrating from legacy CAT24Cxx designs; verify address initialization behavior in system bring-up.

Compared with M24C128-BRMC6TG and CAT24C128WI-GT3, the AT24C128-10PI-1.8 provides guaranteed industrial temperature operation with native 1.8 V–3.6 V compliance and predictable A0/A1 floating-low behavior - making it optimal for new designs requiring robustness across harsh environments without redesign risk.

Availability

AT24C128-10PI-1.8 is available at Aetrix Electronics and suitable for industrial sensor calibration storage, smart meter configuration memory, and medical device usage logs requiring stable component supply across extended product lifecycles.

Supply support for AT24C128-10PI-1.8 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology acquired Atmel in 2016 and maintains full product support, documentation, and manufacturing continuity for the AT24C family of serial EEPROMs.

The AT24C128-10PI-1.8 belongs to Microchip's legacy serial EEPROM product line, designed specifically for low-voltage, low-power embedded systems requiring reliable nonvolatile storage in space-constrained industrial and automotive applications.

FAQ

What is the maximum I²C clock frequency supported by AT24C128-10PI-1.8 at 1.8 V?

The AT24C128-10PI-1.8 supports a maximum I²C clock frequency of 100 kHz when operated at 1.8 V. This is specified in the AC Characteristics table under "1.8-volt" column for parameter fSCL. Higher frequencies (up to 400 kHz or 1 MHz) require ≥2.5 V or 5.0 V supply respectively - not applicable to the -1.8 suffix variant.

Does AT24C128-10PI-1.8 support page write operations, and what is the page size?

Yes, the AT24C128-10PI-1.8 supports page write operations with a fixed page size of 64 bytes. This allows up to 64 sequential bytes to be written in a single I²C transaction, significantly improving write efficiency compared to byte-wise programming. The memory is internally organized into 256 such pages.

How does the Write Protect (WP) pin function on AT24C128-10PI-1.8?

On the AT24C128-10PI-1.8, the WP pin is active-high: when tied to VCC, all write operations (including page and byte writes) are inhibited; when tied to GND, full read/write access is enabled. If left unconnected, an internal pull-down ensures default write-enable behavior - no external resistor needed unless hardware lockout is required.

What package type is used for AT24C128-10PI-1.8, and is it lead-free?

The AT24C128-10PI-1.8 uses an 8-lead Plastic Dual Inline Package (PDIP), designated as 8P3 in Microchip's ordering guide. It is RoHS-compliant and lead-free, meeting JEDEC standard MS-001 BA. The package measures 9.91 mm × 6.35 mm × 3.30 mm and features through-hole mounting with 0.100" lead pitch.

Can multiple AT24C128-10PI-1.8 devices share the same I²C bus, and how is addressing managed?

Yes, up to four AT24C128-10PI-1.8 devices can share one I²C bus using hardware address lines A0 and A1. These pins configure the two least-significant bits of the 7-bit slave address (base 0x50), yielding addresses 0x50–0x53. Floating A0/A1 defaults both to logic low (0x50), so explicit hardwiring is required for multi-device configurations.

AT24C128-10PI-1.8 Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 8-DIP (0.300", 7.62mm)

Packaging:: Tube

Product Status:: Obsolete

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 128Kbit

Memory Organization:: 16K x 8

Memory Interface:: I2C

Clock Frequency:: 400 kHz

Write Cycle Time - Word, Page:: 10ms

Access Time:: 900 ns

Voltage - Supply:: 1.8V ~ 3.6V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Through Hole

Supplier Device Package:: 8-PDIP

AT24C128-10PI-1.8 FAQ

1.How can I place an order for AT24C128-10PI-1.8 through Aetrix?

Please submit a Request for Quotation (RFQ) for AT24C128-10PI-1.8 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AT24C128-10PI-1.8 reliable?

The price and inventory of AT24C128-10PI-1.8 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C128-10PI-1.8 is usually 5 days.

3.What payment methods are accepted for AT24C128-10PI-1.8?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C128-10PI-1.8 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AT24C128-10PI-1.8?

AT24C128-10PI-1.8 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AT24C128-10PI-1.8 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AT24C128-10PI-1.8?

For technical support, including AT24C128-10PI-1.8 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C128-10PI-1.8 requirements.

6.How does Aetrix verify that AT24C128-10PI-1.8 is sourced from the original manufacturer or authorized distributors?

All AT24C128-10PI-1.8 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C128-10PI-1.8 meets industry standards.

7.What is the process for return or replacement of AT24C128-10PI-1.8?

All AT24C128-10PI-1.8 units undergo pre-shipment inspection (PSI). If there is an issue with AT24C128-10PI-1.8, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AT24C128-10PI-1.8 part is unused and in its original packaging.

Return procedure for AT24C128-10PI-1.8:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…