Microchip Technology AT24C128-10PU-2.7
- Part No.:
- AT24C128-10PU-2.7
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
AT24C128-10PU-2.7.pdf
- Description:
- IC EEPROM 128KBIT I2C 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,794
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C128-10PU-2.7 from Microchip Technology (formerly Atmel) is a 128 Kbit (16,384 × 8) two-wire serial EEPROM optimized for low-voltage industrial applications. It operates from 2.7V to 5.5V, supports 400 kHz I²C bus speed at 2.7V, features hardware write protection via the WP pin, and delivers 1 million write cycles with 40-year data retention. It is commonly used in embedded system configuration storage, sensor calibration data logging, and power meter firmware parameter backup.
For engineers reviewing the AT24C128-10PU-2.7 datasheet, AT24C128-10PU-2.7 pinout, AT24C128-10PU-2.7 application, or AT24C128-10PU-2.7 equivalent, key selection considerations include its 8-lead PDIP package, 2.7–5.5 V supply range, 400 kHz I²C timing at 2.7V, 64-byte page write capability, and hardware write protect functionality - all critical for legacy industrial control and metering designs requiring long-term nonvolatile memory stability.
Technical Context
The AT24C128-10PU-2.7 implements a standard two-wire (I²C-compatible) serial interface with open-drain SDA and edge-triggered SCL, supporting cascaded addressing via A0/A1 pins for up to four devices on one bus. Its internal architecture organizes memory as 256 pages of 64 bytes each, enabling partial-page writes and automatic address incrementing during sequential reads.
It uses Schmitt-trigger inputs with noise filtering on SCL/SDA, supports acknowledge polling during write cycles, and enters low-power standby mode after STOP condition or power-up. The device complies with I²C protocol timing requirements including tLOW ≥1.3 µs and tHIGH ≥0.6 µs at 2.7V, and guarantees 1 million endurance cycles when bearing the "B" process mark (not applicable to this -10PU-2.7 variant per datasheet note).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 128 Kbit (16,384 × 8), sufficient for storing firmware parameters, calibration coefficients, or event logs in space-constrained systems. |
| Supply Voltage Range | 2.7 V to 5.5 V - compatible with 3.3 V and 5 V logic domains without level shifting. |
| I²C Clock Frequency | 400 kHz at 2.7 V - enables fast configuration updates while maintaining robustness in noisy industrial environments. |
| Write Cycle Time | Max 10 ms (characterized) - defines minimum interval between successive write commands; impacts real-time logging latency. |
| Endurance | 100,000 write cycles (standard grade) - suitable for moderate-write applications like settings backup, not high-frequency logging. |
| Data Retention | 40 years at +25°C - ensures long-term reliability in unattended equipment such as utility meters or remote sensors. |
| Operating Temperature | –40°C to +85°C - qualified for industrial temperature range, supporting deployment in harsh ambient conditions. |
Pinout & Package
AT24C128-10PU-2.7 is supplied in an 8-lead JEDEC PDIP (Plastic Dual Inline Package), 0.300" wide body, RoHS-compliant and halogen-free ("U" suffix). Pin 1 is bottom-left corner when viewing top side with notch or dot orientation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Device Address Input | Hardwired low/high or left floating (internally pulled down); selects 1 of 4 possible I²C addresses on shared bus. |
| A1 | Device Address Input | Same function as A0; combined with A0, enables up to four AT24C128-10PU-2.7 devices on one I²C bus. |
| NC | No Connect | Not internally bonded; must remain unconnected on PCB to avoid interference or leakage paths. |
| GND | Ground Reference | Primary return path for VCC and signal currents; requires low-impedance connection to system ground plane. |
| VCC | Power Supply | Accepts 2.7–5.5 V DC; decoupling capacitor (0.1 µF ceramic) required within 1 cm of pin for noise immunity. |
| WP | Write Protect Control | Pulled high to VCC to disable all writes; grounded to enable normal read/write; floating defaults to write-enabled. |
| SCL | Serial Clock Input | Positive-edge clock for data-in; negative-edge for data-out; requires external pull-up resistor (typically 2.2–10 kΩ). |
| SDA | Serial Data I/O | Bidirectional open-drain line; shares bus with other I²C devices; requires same external pull-up as SCL. |
Key Features
| Feature | Design Value |
|---|---|
| Two-wire Serial Interface | Fully compatible with standard I²C protocol, reducing PCB trace count and simplifying integration with microcontrollers lacking SPI peripherals. |
| 64-byte Page Write Mode | Enables efficient multi-byte writes without repeated start/stop sequences, cutting write time by up to 90% vs. byte-by-byte programming. |
| Schmitt Trigger Inputs | Provides hysteresis on SCL/SDA to reject sub-microsecond noise spikes common in industrial motor-control or power-conversion environments. |
| Hardware Write Protection | WP pin allows board-level locking of memory contents during field operation, preventing accidental or malicious firmware corruption. |
| Low Standby Current | 6.0 µA max at 5 V - minimizes battery drain in always-on or energy-harvesting applications such as smart sensors. |
Applications
| Industrial Power Meters | Legacy PLC Configuration Storage |
|---|---|
Use Scenario: Storing tariff schedules, meter calibration constants, and accumulated kWh readings across power outages. IC Role / Device Role / Timing Role: Nonvolatile parameter register holding critical billing and metrology data accessible via I²C during boot or runtime. Use Value: Guarantees 40-year data retention and 100k write cycles - exceeds utility-grade 15-year field life requirements without refresh. | Use Scenario: Saving ladder logic configuration, I/O mapping, and alarm thresholds in programmable logic controllers deployed before 2010. IC Role / Device Role / Timing Role: System-level configuration EEPROM interfaced directly to legacy 8-bit microcontrollers with limited internal NVM. Use Value: PDIP package enables through-hole reworkability; 2.7–5.5 V range matches aging 5 V supply rails; no software driver changes needed. |
| Medical Diagnostic Equipment Calibration | Automotive Aftermarket ECUs |
Use Scenario: Recording sensor offset/gain values post-calibration in portable ultrasound or ECG units requiring traceable accuracy. IC Role / Device Role / Timing Role: Secure, tamper-resistant storage location for factory-set calibration coefficients accessed only during service mode. Use Value: Hardware WP pin prevents runtime overwrites; 85°C rating supports operation inside sealed enclosures near heat-generating analog front-ends. | Use Scenario: Storing vehicle-specific tuning maps, CAN node IDs, and diagnostic trouble code history in third-party engine control modules. IC Role / Device Role / Timing Role: Field-updatable memory for firmware configuration independent of main flash, enabling dealership-level recalibration. Use Value: I²C compatibility simplifies addition to existing MCU buses; 400 kHz speed allows rapid map loading during ignition cycle. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24C128B-10PU-2.7 | Enhanced process ("B") grade: 1M write cycles, extended temp support (–40°C to +125°C), tighter AC specs at 2.7V. | Required for new designs targeting automotive under-hood or high-reliability industrial use. | Select if long-term endurance or extended temperature operation is mandatory; not drop-in due to different qualification. |
| M24C128-WMN6TP | STMicroelectronics part: identical 128 Kbit size, 2.5–5.5 V range, 400 kHz @ 2.5 V, SO8 package (not PDIP). | Preferred for surface-mount production; lacks PDIP option but offers AEC-Q100 qualification for automotive. | Choose for automated assembly or automotive-qualified replacement; verify WP pin behavior and timing alignment with host controller. |
Compared with AT24C128-10PU-2.7, the AT24C128B-10PU-2.7 provides higher endurance and extended temperature range for future-proofing, while the M24C128-WMN6TP offers automotive qualification and SO8 packaging - both require layout or qualification review but serve overlapping configuration-storage roles.
Availability
AT24C128-10PU-2.7 is available at Aetrix Electronics and suitable for industrial power metering, legacy PLC upgrades, and medical calibration data storage requiring stable component supply and long-lifecycle support.
Supply support for AT24C128-10PU-2.7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full support for the AT24Cxx EEPROM family, emphasizing reliability, longevity, and industrial-grade qualification.
The AT24C128 product line was designed for cost-sensitive, low-power embedded systems needing trusted nonvolatile storage - especially where through-hole assembly, wide voltage operation, and proven field reliability are prioritized over ultra-high speed or ultra-low voltage.
FAQ
What is the maximum I²C clock frequency supported by AT24C128-10PU-2.7 at 2.7 V?
The AT24C128-10PU-2.7 supports up to 400 kHz I²C clock frequency when operating at 2.7 V, as specified in Table 5 (AC Characteristics – Extended Temperatures). This is lower than the 1 MHz maximum at 5 V but ensures robust communication in low-voltage industrial environments where noise margins are critical. The timing parameters tLOW ≥1.3 µs and tHIGH ≥0.6 µs must be met by the host controller.
Does AT24C128-10PU-2.7 support page write operations, and what is the page size?
Yes, AT24C128-10PU-2.7 supports 64-byte page write operations. The memory is organized into 256 pages of 64 bytes each, allowing up to 64 sequential bytes to be written in a single I²C transaction. This reduces bus overhead significantly compared to byte-write mode and is essential for efficient firmware parameter updates or bulk calibration data storage.
Is AT24C128-10PU-2.7 pin-compatible with AT24C256-10PU-2.7?
No, AT24C128-10PU-2.7 is not pin-compatible with AT24C256-10PU-2.7 despite identical package and pinout - they differ in memory organization (16,384 × 8 vs. 32,768 × 8) and internal addressing. Using AT24C256-10PU-2.7 as a substitute may cause read/write errors beyond the first 128 Kbit unless firmware explicitly handles the larger address space.
What does the "U" suffix in AT24C128-10PU-2.7 indicate?
The "U" suffix in AT24C128-10PU-2.7 indicates a green, lead-free, and halogen-free package compliant with RoHS Directive 2011/65/EU. It confirms that the 8-lead PDIP body contains no intentionally added lead, cadmium, mercury, hexavalent chromium, polybrominated biphenyls (PBB), or polybrominated diphenyl ethers (PBDE), meeting environmental compliance requirements for industrial and medical equipment.
Can AT24C128-10PU-2.7 be used in automotive applications?
No - AT24C128-10PU-2.7 is not qualified for automotive use. The datasheet explicitly states: "Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications." For automotive-grade alternatives, consider AEC-Q100 qualified parts such as STMicroelectronics' M24C128-WMN6TP or Microchip's newer 24AA128-I/P, which undergo extended temperature and reliability validation.
AT24C128-10PU-2.7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- 550 ns
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
AT24C128-10PU-2.7 FAQ
1.How can I place an order for AT24C128-10PU-2.7 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C128-10PU-2.7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C128-10PU-2.7 reliable?
The price and inventory of AT24C128-10PU-2.7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C128-10PU-2.7 is usually 5 days.
3.What payment methods are accepted for AT24C128-10PU-2.7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C128-10PU-2.7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C128-10PU-2.7?
AT24C128-10PU-2.7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C128-10PU-2.7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C128-10PU-2.7?
For technical support, including AT24C128-10PU-2.7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C128-10PU-2.7 requirements.
6.How does Aetrix verify that AT24C128-10PU-2.7 is sourced from the original manufacturer or authorized distributors?
All AT24C128-10PU-2.7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C128-10PU-2.7 meets industry standards.
7.What is the process for return or replacement of AT24C128-10PU-2.7?
All AT24C128-10PU-2.7 units undergo pre-shipment inspection (PSI). If there is an issue with AT24C128-10PU-2.7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C128-10PU-2.7 part is unused and in its original packaging.
Return procedure for AT24C128-10PU-2.7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C128-10PU-2.7 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

