Microchip Technology AT24C128-10TU-2.7
- Part No.:
- AT24C128-10TU-2.7
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AT24C128-10TU-2.7.pdf
- Description:
- IC EEPROM 128KBIT I2C 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,949
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C128-10TU-2.7 from Microchip Technology (formerly Atmel) is a 128 Kbit (16,384 × 8) two-wire serial EEPROM optimized for low-voltage industrial applications. It operates from 2.7V to 5.5V, supports 400 kHz I²C bus speed at 2.7V, features hardware write protection via WP pin, and delivers 1 million write cycles with 40-year data retention. It is commonly used in embedded system configuration storage, sensor calibration data logging, and power-meter firmware parameter backup.
For engineers reviewing the AT24C128-10TU-2.7 datasheet, AT24C128-10TU-2.7 pinout, AT24C128-10TU-2.7 application, or AT24C128-10TU-2.7 equivalent, key selection considerations include its TSSOP-8 package, 2.7–5.5 V supply range, 400 kHz I²C timing at 2.7 V, 64-byte page write capability, and hardware write-protect functionality - all critical for robust, space-constrained industrial designs.
Technical Context
The AT24C128-10TU-2.7 implements a standard two-wire (I²C-compatible) interface with open-drain SDA and edge-triggered SCL, supporting cascaded addressing via A0/A1 pins for up to four devices on one bus. Its internal architecture organizes memory as 256 pages of 64 bytes each, enabling efficient partial-page writes without address rollover across pages.
It uses Schmitt-trigger inputs with noise filtering on SCL/SDA, supports acknowledge polling during write cycles, and incorporates internal pull-down biasing on floating A0, A1, and WP pins when board coupling is below 3 pF. The device complies with I²C-bus specification timing requirements for 400 kHz operation at 2.7 V and meets extended industrial temperature range (–40°C to +85°C) per ordering code.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 128 Kbit (16,384 × 8), sufficient for storing >16 KB of persistent configuration or calibration data. |
| Supply Voltage Range | 2.7 V to 5.5 V - compatible with 3.3 V and 5 V logic systems without level shifting. |
| I²C Clock Frequency | 400 kHz at 2.7 V - enables fast parameter updates while maintaining noise immunity in noisy industrial environments. |
| Write Cycle Time | Max 5 ms (process-B variant) - deterministic nonvolatile write latency critical for fail-safe logging. |
| Endurance & Retention | 1 million write cycles / 40 years data retention - validated for long-life deployment in unattended equipment. |
| Page Write Size | 64-byte page buffer - allows burst writes without repeated address overhead, improving firmware update efficiency. |
| Operating Temperature | –40°C to +85°C - qualified for industrial-grade thermal environments without derating. |
Pinout & Package
AT24C128-10TU-2.7 is supplied in an 8-lead Plastic Thin Shrink Small Outline Package (TSSOP), 4.4 mm body width, RoHS-compliant and halogen-free ("U" suffix). Pin 1 is marked by a notch or dot; package footprint matches JEDEC MO-153, Variation AA.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Device Address Input | Hardwired low/high or left floating (internally pulled down); selects 1 of 4 possible I²C addresses on shared bus. |
| A1 | Device Address Input | Same function as A0; combined with A0, enables up to four AT24C128-10TU-2.7 devices on one I²C bus. |
| NC | No Connect | Unbonded die pad; must remain unconnected on PCB to avoid parasitic coupling or ESD path. |
| GND | Ground Reference | Primary return path for VCC and I/O; requires low-impedance connection to system ground plane. |
| VCC | Power Supply | 2.7–5.5 V DC input; bypass capacitor (0.1 µF ceramic) required within 5 mm of pin for noise suppression. |
| WP | Write Protect Control | Active-high hardware lock: tied to VCC disables all writes; tied to GND enables full read/write access. |
| SCL | Serial Clock Input | Positive-edge clock for I²C transactions; requires external pull-up resistor (typically 2.2–10 kΩ to VCC). |
| SDA | Serial Data I/O | Open-drain bidirectional bus line; shares pull-up with other I²C devices; supports wire-OR topology. |
Key Features
| Feature | Design Value |
|---|---|
| Two-wire Serial Interface | Fully compatible with standard I²C protocol, enabling integration with microcontrollers lacking dedicated SPI peripherals. |
| 64-byte Page Write Mode | Reduces firmware write time by up to 63× vs. byte-write for contiguous data blocks, minimizing bus occupancy. |
| Schmitt Trigger Inputs | Suppresses noise-induced glitches on SCL/SDA, eliminating false start/stop detection in electrically noisy industrial settings. |
| Hardware Write Protection | WP pin provides tamper-resistant, always-on memory lock independent of software state or power cycling. |
| Extended Temperature Range | Validated operation from –40°C to +85°C ensures reliability in outdoor metering, factory automation, and transportation electronics. |
Applications
| Industrial Power Meters | Medical Diagnostic Sensors |
|---|---|
Use Scenario: Storing tariff schedules, accumulated kWh readings, and firmware update flags in DIN-rail mounted electricity meters. IC Role / Device Role / Timing Role: Nonvolatile configuration and event-logged data storage with guaranteed write integrity during brownout conditions. Use Value: 1 million write cycles and 40-year retention ensure accurate billing data persistence over 15+ year field life without maintenance. | Use Scenario: Saving calibrated offset/gain coefficients and patient-specific thresholds in portable ultrasound or ECG modules. IC Role / Device Role / Timing Role: Low-power, I²C-accessible parameter storage that retains calibration across battery replacement and sleep cycles. Use Value: 2.7 V minimum operating voltage enables direct connection to 3.3 V medical SoC rails, eliminating extra regulators. |
| Factory Automation PLCs | Smart Building HVAC Controllers |
Use Scenario: Holding I/O mapping tables, PID tuning parameters, and alarm history in programmable logic controllers. IC Role / Device Role / Timing Role: Cascadable I²C EEPROM supporting multiple AT24C128-10TU-2.7 units on one bus for modular expansion. Use Value: A0/A1 address pins allow up to four identical EEPROMs on one I²C bus, simplifying BOM and layout for multi-channel I/O modules. | Use Scenario: Storing zone-specific setpoints, schedule profiles, and energy usage logs in wall-mounted thermostats. IC Role / Device Role / Timing Role: Low-quiescent-current (0.5 µA standby at 2.5 V) nonvolatile memory for battery-backed operation. Use Value: 0.5 µA ISB2 standby current extends coin-cell battery life beyond 5 years in wireless thermostat nodes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24C128B-SSHM-T | Successor part with enhanced reliability, same 128 Kbit density and TSSOP-8 package; supports 1 MHz I²C at 5 V and improved 1M/40y spec. | Recommended for new designs; backward-compatible in pinout and protocol but not drop-in due to minor AC timing differences. | Select AT24C128B-SSHM-T for new designs requiring longer product lifecycle support and higher-speed I²C operation. |
| M24128-BWMN6TP | STMicroelectronics 128 Kbit EEPROM in TSSOP-8; identical 2.7–5.5 V range and 400 kHz @ 2.7 V, but uses different WP polarity (active-low) and lacks A0/A1 address pins. | Single-device-per-bus only; requires firmware adaptation for WP logic and no hardware address selection. | Choose M24128-BWMN6TP only if consolidating to ST ecosystem or needing alternate supply chain with identical package and voltage. |
Compared with AT24C128-10TU-2.7, the AT24C128B-SSHM-T offers higher I²C speed and extended longevity assurance, while the M24128-BWMN6TP trades address flexibility for vendor diversification - both require validation of WP behavior and timing margins in existing designs.
Availability
AT24C128-10TU-2.7 is available at Aetrix Electronics and suitable for industrial power meters, medical diagnostic sensors, and factory automation PLCs requiring stable component supply and long-term obsolescence management.
Supply support for AT24C128-10TU-2.7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and memory solutions, with broad industrial and automotive qualification programs.
The AT24C128 series belongs to Microchip's legacy serial EEPROM product line, designed specifically for reliable, low-power, I²C-based nonvolatile data storage in cost-sensitive industrial and commercial systems.
FAQ
What is the maximum I²C clock frequency supported by AT24C128-10TU-2.7 at 2.7 V?
The AT24C128-10TU-2.7 supports up to 400 kHz I²C clock frequency when operated at 2.7 V, as specified in Table 5 (AC Characteristics – Extended Temperatures). This is lower than its 1 MHz rating at 5 V but ensures robust timing margin under low-voltage industrial conditions where noise immunity is critical. The device maintains full compatibility with standard I²C protocol at this speed.
Does AT24C128-10TU-2.7 support hardware write protection, and how is it implemented?
Yes, AT24C128-10TU-2.7 implements hardware write protection via the WP (Write Protect) pin. When WP is tied to VCC, all write operations - including byte, page, and sequential writes - are inhibited. When WP is grounded, full read/write access is enabled. If left floating, the pin is internally pulled down (for board coupling <3 pF), defaulting to write-enabled mode - though Microchip recommends explicit grounding for reliability.
What package type does AT24C128-10TU-2.7 use, and what are its key mechanical features?
AT24C128-10TU-2.7 uses an 8-lead Plastic Thin Shrink Small Outline Package (TSSOP), designated as 8A2 per Microchip's ordering guide. It has a 4.4 mm body width, 0.65 mm lead pitch, and conforms to JEDEC MO-153, Variation AA. The "U" suffix confirms RoHS-compliant, lead-free, and halogen-free construction - essential for industrial environmental compliance.
How many devices can share the same I²C bus using AT24C128-10TU-2.7, and what enables this?
Up to four AT24C128-10TU-2.7 devices can share a single I²C bus, enabled by the A0 and A1 address input pins. Each pin can be hardwired high or low (or left floating, resulting in internal pull-down), generating four unique 3-bit device address combinations (10100xx in binary). This cascading capability eliminates bus contention and simplifies multi-node system design without requiring additional I²C multiplexers.
Is AT24C128-10TU-2.7 suitable for extended temperature applications, and what is its qualified range?
Yes, AT24C128-10TU-2.7 is qualified for industrial temperature operation from –40°C to +85°C, as confirmed by its ordering code and Table 5 (AC Characteristics – Extended Temperatures). It meets this range under 2.7–5.5 V supply and is explicitly approved for extended temperature use when bearing the process letter "B" - a marking found in the lower right corner of the package top surface.
AT24C128-10TU-2.7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- 550 ns
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
AT24C128-10TU-2.7 FAQ
1.How can I place an order for AT24C128-10TU-2.7 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C128-10TU-2.7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C128-10TU-2.7 reliable?
The price and inventory of AT24C128-10TU-2.7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C128-10TU-2.7 is usually 5 days.
3.What payment methods are accepted for AT24C128-10TU-2.7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C128-10TU-2.7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C128-10TU-2.7?
AT24C128-10TU-2.7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C128-10TU-2.7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C128-10TU-2.7?
For technical support, including AT24C128-10TU-2.7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C128-10TU-2.7 requirements.
6.How does Aetrix verify that AT24C128-10TU-2.7 is sourced from the original manufacturer or authorized distributors?
All AT24C128-10TU-2.7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C128-10TU-2.7 meets industry standards.
7.What is the process for return or replacement of AT24C128-10TU-2.7?
All AT24C128-10TU-2.7 units undergo pre-shipment inspection (PSI). If there is an issue with AT24C128-10TU-2.7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C128-10TU-2.7 part is unused and in its original packaging.
Return procedure for AT24C128-10TU-2.7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C128-10TU-2.7 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
