My Inquiry
My Account
Microchip Technology AT24C128BN-SH-B
- Part No.:
- AT24C128BN-SH-B
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT24C128BN-SH-B.pdf
- Description:
- IC EEPROM 128KBIT I2C 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:1,743
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C128BN-SH-B from Microchip Technology (formerly Atmel) is a 128 Kbit (16,384 × 8) two-wire serial EEPROM with 1.8 V to 5.5 V operation, 64-byte page write capability, and hardware write protection via the WP pin. It supports up to 1 MHz I²C communication at 5.5 V and 400 kHz at 1.8 V, and is rated for 1 million write cycles and 40 years of data retention. It is used in industrial control modules for nonvolatile parameter storage.
For engineers reviewing the AT24C128BN-SH-B datasheet, AT24C128BN-SH-B pinout, AT24C128BN-SH-B application, or AT24C128BN-SH-B equivalent, key selection considerations include its 8-lead SOIC (8S1) package with NiPdAu lead finish, 1.8 V low-voltage compatibility, Schmitt-triggered noise-immune inputs, and cascading support for up to eight devices on one I²C bus.
Technical Context
The AT24C128BN-SH-B implements a standard two-wire (I²C-compatible) interface with open-drain SDA and active-high SCL, supporting both byte and 64-byte page writes. Its internal address counter enables sequential reads across memory pages, and hardware device addressing uses A0–A2 pins to allow up to eight devices on a shared bus.
It features an integrated high-voltage pump for EEPROM programming, self-timed internal write cycles (≤5 ms), and dual-level data protection-hardware via the WP pin and software via device address matching. Input filtering and Schmitt triggers suppress noise on SDA/SCL lines, ensuring robust operation in electrically noisy industrial environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 128 Kbit (16,384 × 8 bits); sufficient for storing firmware configuration, calibration tables, or event logs in embedded controllers. |
| Supply Voltage Range | 1.8 V to 5.5 V; enables direct interfacing with 1.8 V, 3.3 V, and 5 V microcontrollers without level shifting. |
| I²C Speed | Up to 1 MHz at 5.5 V, 400 kHz at 1.8 V; balances speed and noise immunity for reliable communication in mixed-voltage systems. |
| Write Endurance | 1,000,000 cycles; supports frequent logging or runtime parameter updates in telemetry or energy metering applications. |
| Data Retention | 40 years at +25°C; ensures long-term integrity of stored calibration data or security keys without refresh. |
| Page Write Size | 64 bytes per page; minimizes write latency when updating contiguous blocks such as sensor offset tables or network credentials. |
| Operating Temperature | −40°C to +85°C; qualified for industrial-grade deployment in factory automation and outdoor monitoring equipment. |
Pinout & Package
AT24C128BN-SH-B is packaged in an 8-lead JEDEC SOIC (8S1) with NiPdAu lead finish, measuring 3.9 mm × 4.9 mm × 1.75 mm (max height). This RoHS-compliant, halogen-free package supports reflow soldering and offers mechanical stability for automated assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A2 | Hardware Device Address Inputs | Enable up to eight AT24C128BN-SH-B devices on one I²C bus; must be hardwired to VCC or GND-floating states are internally pulled low but discouraged due to noise sensitivity. |
| SDA | Serial Data Line | Bidirectional, open-drain I²C data line; requires external pull-up resistor and supports wire-OR with other open-drain devices. |
| SCL | Serial Clock Input | Positive-edge clock input for data-in; negative-edge sampled for data-out; synchronizes all I²C transactions. |
| WP | Write Protect Control | Active-high hardware lock: tied to VCC disables all writes; tied to GND enables normal operation; floating defaults to enabled but is not recommended. |
| VCC | Power Supply | 1.8 V to 5.5 V supply input; powers internal logic and EEPROM array; decoupling capacitor required near pin. |
| GND | Ground Reference | System ground return path for all internal circuitry and I/O; must be low-impedance and co-located with VCC decoupling. |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt-triggered inputs | Suppresses high-frequency noise on SDA/SCL, enabling reliable I²C operation in EMI-prone industrial enclosures. |
| 64-byte page write mode | Reduces total write time by 63× versus byte writes when updating consecutive memory locations like firmware version strings. |
| Hardware + software write protection | WP pin blocks all writes globally; device addressing (A0–A2) prevents accidental writes to unintended EEPROMs on shared buses. |
| Self-timed write cycle | Eliminates need for external timing control-host MCU can poll ACK or wait fixed 5 ms before next command. |
| Cascadable architecture | Supports up to eight 128K devices on one I²C bus, simplifying multi-sensor node designs without additional address decoding logic. |
Applications
| Industrial PLC Configuration Storage | Smart Meter Firmware Parameter Backup |
|---|---|
Use Scenario: Storing I/O mapping, scaling coefficients, and alarm thresholds in programmable logic controllers during power loss. IC Role / Device Role / Timing Role: Nonvolatile configuration register holding user-defined operational parameters between power cycles. Use Value: Enables zero-configuration restart after brownout; retains calibrated sensor offsets critical for process control accuracy. | Use Scenario: Preserving tariff schedules, pulse constants, and tamper-event logs in electricity meters deployed in utility grids. IC Role / Device Role / Timing Role: Secure, long-life data logger for regulatory-compliant energy usage records and firmware update metadata. Use Value: Meets ANSI C12.19/IEC 62056 requirements for 40-year data retention and 1M-cycle endurance under daily read/write cycles. |
| Medical Device Calibration Memory | Automotive Body Control Module Settings |
Use Scenario: Holding factory-calibrated ADC gain/offset values and patient-specific therapy profiles in portable diagnostic equipment. IC Role / Device Role / Timing Role: Tamper-resistant calibration vault accessed only during service mode or boot-time validation. Use Value: Ensures measurement traceability per ISO 13485; WP pin prevents field corruption of medical safety-critical parameters. | Use Scenario: Storing seat position presets, mirror angles, and lighting preferences in automotive body control units (BCUs). IC Role / Device Role / Timing Role: User preference repository updated during vehicle personalization and read at ignition-on. Use Value: Supports seamless recall of driver settings across ignition cycles; operates reliably across −40°C to +85°C cabin temperature range. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M24C128-WMN6TP | Same 128 Kbit capacity, 1.8–5.5 V, 400 kHz max I²C speed; different SOIC-8 marking and tape/reel packaging (no NiPdAu finish specified). | Qualified for automotive AEC-Q100 Grade 3 (−40°C to +85°C), whereas AT24C128BN-SH-B is industrial grade only. | Select M24C128-WMN6TP if automotive qualification or alternate reel packaging is required; verify WP pin behavior and AC timing against system clock margin. |
| BR24G128FJ-WE2 | 128 Kbit, 1.6–5.5 V, supports 1 MHz I²C; includes built-in error correction code (ECC) and enhanced write-protection registers. | Offers ECC-based bit-flip detection and individual block write-lock-features absent in AT24C128BN-SH-B-suited for high-integrity data logging. | Choose BR24G128FJ-WE2 where data integrity beyond basic retention is mandated (e.g., industrial safety controllers); note different pinout (WP on pin 7 vs. pin 7 on AT24C128BN-SH-B) requires layout review. |
Compared with M24C128-WMN6TP and BR24G128FJ-WE2, the AT24C128BN-SH-B delivers proven industrial reliability with NiPdAu finish for superior solderability and corrosion resistance, while offering the broadest voltage range and cascading flexibility-but lacks automotive qualification or ECC, making it optimal for cost-sensitive, high-volume industrial control nodes.
Availability
AT24C128BN-SH-B is available at Aetrix Electronics and suitable for industrial PLCs, smart meters, medical diagnostics, and automotive body control modules requiring stable component supply across extended product lifecycles.
Supply support for AT24C128BN-SH-B includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full technical and manufacturing continuity for the AT24Cxx EEPROM family. The company specializes in microcontrollers, analog, and memory solutions for industrial, automotive, and consumer markets.
The AT24C128BN-SH-B belongs to Microchip's legacy serial EEPROM product line, designed specifically for low-power, low-voltage embedded systems requiring robust nonvolatile storage with minimal board space and I²C bus simplicity.
FAQ
What is the maximum I²C clock frequency supported by the AT24C128BN-SH-B?
The AT24C128BN-SH-B supports up to 1 MHz I²C clock frequency when VCC = 5.5 V, and 400 kHz when operating at 1.8 V. These speeds are guaranteed across the full industrial temperature range (−40°C to +85°C) with appropriate pull-up resistors and bus capacitance ≤100 pF. The AT24C128BN-SH-B does not support Fast-mode Plus (1 MHz at 1.8 V) or High-speed mode.
Does the AT24C128BN-SH-B require external pull-up resistors on SDA and SCL lines?
Yes, the AT24C128BN-SH-B requires external pull-up resistors on both SDA and SCL lines because its I²C interface uses open-drain outputs. Recommended values are 1.3 kΩ for 2.5 V/5.5 V operation and 10 kΩ for 1.8 V operation, per the datasheet's AC test conditions. The AT24C128BN-SH-B itself does not integrate internal pull-ups.
How many AT24C128BN-SH-B devices can share the same I²C bus?
Up to eight AT24C128BN-SH-B devices can share a single I²C bus using hardware address pins A0, A1, and A2. Each combination of A0–A2 (000 to 111) yields a unique 7-bit device address (1010xxx), allowing independent addressing. The AT24C128BN-SH-B's cascadable design eliminates need for external multiplexers in multi-node systems.
What is the function of the WP pin on the AT24C128BN-SH-B?
The WP (Write Protect) pin on the AT24C128BN-SH-B provides hardware-level write inhibition: when tied to VCC, all write operations-including byte, page, and erase-are blocked; when tied to GND, writes are enabled. Floating WP defaults to GND internally, but Microchip recommends hardwiring it to avoid noise-induced glitches. The AT24C128BN-SH-B does not support software-only write protection without WP assertion.
Is the AT24C128BN-SH-B compatible with standard I²C protocol?
Yes, the AT24C128BN-SH-B is fully compliant with the standard two-wire I²C protocol, including START/STOP conditions, ACK/NACK handshaking, 7-bit addressing, and repeated START sequences. It supports standard-mode (100 kHz), fast-mode (400 kHz), and fast-mode plus (1 MHz at ≥2.5 V) timing-verified in Microchip's official datasheet revision 5296A. The AT24C128BN-SH-B requires no proprietary drivers or extensions.
AT24C128BN-SH-B Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 550 ns
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT24C128BN-SH-B FAQ
1.How can I place an order for AT24C128BN-SH-B through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C128BN-SH-B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C128BN-SH-B reliable?
The price and inventory of AT24C128BN-SH-B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C128BN-SH-B is usually 5 days.
3.What payment methods are accepted for AT24C128BN-SH-B?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C128BN-SH-B transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C128BN-SH-B?
AT24C128BN-SH-B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C128BN-SH-B order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C128BN-SH-B?
For technical support, including AT24C128BN-SH-B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C128BN-SH-B requirements.
6.How does Aetrix verify that AT24C128BN-SH-B is sourced from the original manufacturer or authorized distributors?
All AT24C128BN-SH-B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C128BN-SH-B meets industry standards.
7.What is the process for return or replacement of AT24C128BN-SH-B?
All AT24C128BN-SH-B units undergo pre-shipment inspection (PSI). If there is an issue with AT24C128BN-SH-B, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C128BN-SH-B part is unused and in its original packaging.
Return procedure for AT24C128BN-SH-B:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C128BN-SH-B Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
