Microchip Technology AT24C128B-TH-B
- Part No.:
- AT24C128B-TH-B
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AT24C128B-TH-B.pdf
- Description:
- IC EEPROM 128KBIT I2C 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,661
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C128B-TH-B from Microchip Technology (formerly Atmel) is a 128 Kbit (16,384 × 8) two-wire serial EEPROM with 1.8 V to 5.5 V operation, 64-byte page write capability, and hardware write protection via the WP pin. It supports up to 1 MHz I²C communication at 5.5 V and 400 kHz at 1.8 V, and is qualified for industrial temperature range (−40°C to +85°C). It is commonly used in embedded systems for parameter storage, calibration data retention, and firmware configuration in smart meters and industrial controllers.
For engineers reviewing the AT24C128B-TH-B datasheet, AT24C128B-TH-B pinout, AT24C128B-TH-B application, or AT24C128B-TH-B equivalent, key selection considerations include its TSSOP-8 package (8A2), NiPdAu lead finish, 1.8–5.5 V supply compatibility, 40-year data retention, and 1 million write endurance - critical for long-life, low-power, field-deployed devices requiring robust nonvolatile memory.
Technical Context
The AT24C128B-TH-B implements a standard I²C-compatible two-wire interface with Schmitt-triggered, noise-filtered SDA and SCL inputs. Its internal architecture features a 14-bit address counter supporting random and sequential reads, and a page-based write engine enabling partial-page writes within 64-byte boundaries.
Device addressing uses three hardware-configurable pins (A0–A2), allowing up to eight AT24C128B-TH-B units on a shared bus. The WP pin provides hardware-level write inhibition when tied to VCC, complementing software-controlled write protection for secure configuration storage in safety-critical subsystems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 128 Kbit (16,384 × 8 bits); sufficient for storing >16 KB of persistent system parameters or calibration tables. |
| Supply Voltage Range | 1.8 V to 5.5 V; enables direct interfacing with 1.8 V logic, 3.3 V microcontrollers, and legacy 5 V systems without level shifting. |
| I²C Speed | Up to 1 MHz at 5.5 V, 400 kHz at 1.8 V; balances high-speed programming with low-noise operation in battery-powered applications. |
| Page Write Size | 64 bytes per page; minimizes write latency and wear leveling overhead during burst configuration updates. |
| Data Retention | 40 years at 25°C; ensures firmware settings and device identity remain intact over full product lifecycle in unattended deployments. |
| Write Endurance | 1,000,000 cycles; supports frequent recalibration or logging in test equipment and programmable logic controllers. |
| Operating Temperature | −40°C to +85°C; validated for use in industrial control cabinets, outdoor metering enclosures, and factory automation hardware. |
| Package | 8-lead TSSOP (8A2), 3.0 mm × 4.4 mm body; surface-mount compatible with automated assembly and space-constrained PCB layouts. |
Pinout & Package
AT24C128B-TH-B is supplied in an 8-lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153 compliant, with 0.65 mm pitch and NiPdAu lead finish. The package measures 3.0 mm × 4.4 mm × 1.2 mm (max height) and is optimized for thermal performance and reflow compatibility.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A2 | Hardware device address inputs | Enable up to eight AT24C128B-TH-B devices on one I²C bus; must be hardwired to VCC or GND - floating states are internally pulled down but not recommended due to noise susceptibility. |
| SDA | Serial data bidirectional line | Open-drain I²C data line; requires external pull-up resistor (typically 2.2–10 kΩ); supports wire-OR with other open-drain peripherals. |
| SCL | Serial clock input | Positive-edge clock for data input, negative-edge for data output; Schmitt-triggered for noise immunity in electrically noisy industrial environments. |
| WP | Hardware write protect | When tied to VCC, disables all write operations - essential for preventing accidental corruption of critical boot or security parameters. |
| GND | Ground reference | System ground return path; must be low-impedance and decoupled near VCC pin to suppress switching noise during write cycles. |
| VCC | Power supply | 1.8–5.5 V supply input; requires local 100 nF ceramic decoupling capacitor placed ≤2 mm from pin to stabilize internal charge pump during write operations. |
Key Features
| Feature | Design Value |
|---|---|
| Two-wire serial interface | Fully compliant with I²C protocol (standard-mode and fast-mode), enabling seamless integration with ARM Cortex-M, PIC, and STM32 microcontrollers without additional interface logic. |
| Self-timed write cycle | Max 5 ms internal write time; eliminates need for external timing control or polling delay - simplifies firmware implementation and reduces CPU overhead. |
| Schmitt-triggered inputs | Input hysteresis on SDA/SCL improves noise margin by ≥0.3 V at 3.3 V, reducing false start/stop detection in motor drive or power supply feedback circuits. |
| 64-byte page write mode | Allows efficient multi-byte updates without repeated device addressing - cuts I²C transaction count by up to 94% vs. byte-wise writes for 64-byte blocks. |
| Lead-free / Halogen-free | Meets RoHS Directive 2011/65/EU and JEDEC J-STD-020 moisture sensitivity level 1 (MSL-1); suitable for lead-free reflow and long-term environmental compliance. |
Applications
| Smart Energy Metering | Industrial PLC Configuration |
|---|---|
Use Scenario: Storing tariff schedules, meter calibration constants, and tamper-event logs in ANSI C12.22-compliant electricity meters. IC Role / Device Role / Timing Role: Nonvolatile configuration register bank with guaranteed 40-year data retention and 1M-cycle endurance under daily firmware updates. Use Value: Eliminates need for battery-backed SRAM; reduces BOM cost and field failure risk from capacitor aging or leakage in sealed meter housings. | Use Scenario: Holding I/O mapping tables, PID tuning parameters, and safety interlock states in DIN-rail mounted programmable logic controllers. IC Role / Device Role / Timing Role: System-critical parameter store accessed during cold boot and runtime reconfiguration; protected by hardware WP pin against spurious writes during EMI events. Use Value: Ensures deterministic startup behavior after power loss and maintains functional safety integrity without external supervision circuitry. |
| Medical Diagnostic Equipment | Automotive Body Control Module |
Use Scenario: Archiving sensor calibration offsets, user preferences, and diagnostic fault history in portable ultrasound and blood glucose analyzers. IC Role / Device Role / Timing Role: Low-power (1 µA standby at 1.8 V) EEPROM interfaced directly to 1.8 V ADC/DAC controllers; retains data during battery replacement. Use Value: Enables zero-power data persistence between clinical sessions - critical for regulatory traceability and patient-specific settings continuity. | Use Scenario: Storing seat position memory, mirror angle presets, and lighting profiles in automotive BCMs operating across −40°C to +85°C ambient. IC Role / Device Role / Timing Role: Automotive-grade serial EEPROM with extended temperature qualification; accessed via vehicle's main CAN-to-I²C gateway MCU during ignition-on initialization. Use Value: Provides reliable, AEC-Q200-aligned nonvolatile storage without requiring dedicated EEPROM controller IP - reducing SoC complexity and validation effort. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STMicroelectronics M24128-BWMN6TP | Same 128 Kbit capacity, TSSOP-8 package, and 1.7–5.5 V range; but supports only 400 kHz max I²C speed at 1.7 V and lacks internal A0–A2 pull-downs. | Requires external pull-down resistors on address pins; less tolerant of floating traces in high-density layouts. | Preferred where strict 1 MHz timing is unnecessary and cost-per-unit is prioritized over layout flexibility. |
| Renesas R1EX24128ASAS0I | 128 Kbit, TSSOP-8, 1.7–5.5 V; offers 1 MHz I²C at 2.5–5.5 V but only 100 kHz at 1.7 V; includes built-in write-cycle interrupt flag (RDY pin). | Provides hardware-ready signaling for real-time OS task synchronization; requires additional PCB routing for RDY signal. | Chosen when deterministic write completion notification is required for time-critical firmware state transitions. |
Compared with M24128-BWMN6TP and R1EX24128ASAS0I, the AT24C128B-TH-B delivers broader voltage-speed coverage (400 kHz @ 1.8 V, 1 MHz @ 5.5 V), integrated address pin pull-downs, and industry-leading 40-year data retention - making it optimal for mixed-voltage industrial designs requiring minimal external components and maximum long-term reliability.
Availability
AT24C128B-TH-B is available at Aetrix Electronics and suitable for smart metering, industrial PLCs, medical diagnostics, and automotive body control modules requiring stable component supply across extended product lifecycles.
Supply support for AT24C128B-TH-B includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and continues to manufacture, qualify, and support the AT24Cxx family of serial EEPROMs with full backward compatibility and long-term product roadmaps.
The AT24C128B-TH-B belongs to Microchip's industrial-grade serial EEPROM product line, designed specifically for robust, low-power, nonvolatile data storage in harsh environments where extended temperature operation, high endurance, and long data retention are mandatory.
FAQ
What is the maximum I²C clock frequency supported by the AT24C128B-TH-B?
The AT24C128B-TH-B supports up to 1 MHz I²C clock frequency when VCC is 5.5 V, and 400 kHz when operating at 1.8 V. These speeds are specified under industrial temperature conditions (−40°C to +85°C) with appropriate pull-up resistors and bus capacitance ≤100 pF. The device does not support high-speed mode (3.4 MHz) or ultra-fast mode.
Does the AT24C128B-TH-B require external pull-up resistors on SDA and SCL lines?
Yes, the AT24C128B-TH-B requires external pull-up resistors on both SDA and SCL lines because its I²C interface uses open-drain outputs. Typical values range from 2.2 kΩ to 10 kΩ depending on bus capacitance and desired rise time; Microchip recommends 4.7 kΩ for standard-mode (100 kHz) and 2.2 kΩ for fast-mode (400 kHz/1 MHz) operation with ≤400 pF total bus load.
How is the device address configured on the AT24C128B-TH-B?
The AT24C128B-TH-B uses three hardware address pins - A0, A1, and A2 - each tied to either VCC or GND to set a unique 3-bit device address. This allows up to eight AT24C128B-TH-B devices on a single I²C bus. Floating A0–A2 pins are internally pulled down, but Microchip strongly recommends hardwiring them to avoid noise-induced addressing errors in industrial environments.
What is the purpose of the WP pin on the AT24C128B-TH-B?
The WP (Write Protect) pin on the AT24C128B-TH-B provides hardware-level inhibition of all write operations when connected to VCC. When WP is grounded, normal read and write functions operate. This feature prevents accidental or malicious overwrites of critical calibration data, security keys, or configuration registers - especially valuable during firmware updates or field service operations.
Is the AT24C128B-TH-B compatible with 1.8 V microcontrollers?
Yes, the AT24C128B-TH-B is fully compatible with 1.8 V microcontrollers: it operates from 1.8 V to 5.5 V, supports 400 kHz I²C communication at 1.8 V, and features Schmitt-triggered inputs that ensure reliable signal recognition even with marginal noise margins. Its 1.8 V logic threshold (VIH ≥ 0.7×VCC = 1.26 V) aligns with standard 1.8 V GPIO specifications.
AT24C128B-TH-B Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 550 ns
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
AT24C128B-TH-B FAQ
1.How can I place an order for AT24C128B-TH-B through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C128B-TH-B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C128B-TH-B reliable?
The price and inventory of AT24C128B-TH-B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C128B-TH-B is usually 5 days.
3.What payment methods are accepted for AT24C128B-TH-B?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C128B-TH-B transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C128B-TH-B?
AT24C128B-TH-B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C128B-TH-B order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C128B-TH-B?
For technical support, including AT24C128B-TH-B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C128B-TH-B requirements.
6.How does Aetrix verify that AT24C128B-TH-B is sourced from the original manufacturer or authorized distributors?
All AT24C128B-TH-B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C128B-TH-B meets industry standards.
7.What is the process for return or replacement of AT24C128B-TH-B?
All AT24C128B-TH-B units undergo pre-shipment inspection (PSI). If there is an issue with AT24C128B-TH-B, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C128B-TH-B part is unused and in its original packaging.
Return procedure for AT24C128B-TH-B:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C128B-TH-B Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
