Microchip Technology AT24C128B-TH-T
- Part No.:
- AT24C128B-TH-T
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AT24C128B-TH-T.pdf
- Description:
- IC EEPROM 128KBIT I2C 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,882
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C128B-TH-T from Microchip Technology (formerly Atmel) is a 128 Kbit (16,384 × 8) two-wire serial EEPROM with 1.8 V to 5.5 V operation, 64-byte page write capability, and hardware write protection via the WP pin. It supports up to 1 MHz I²C communication at 5.5 V and 400 kHz at 1.8 V, and is used in industrial control systems for parameter storage, calibration data retention, and firmware configuration backup.
For engineers reviewing the AT24C128B-TH-T datasheet, AT24C128B-TH-T pinout, AT24C128B-TH-T application, or AT24C128B-TH-T equivalent, key selection criteria include its TSSOP-8 package, 1.8–5.5 V supply range, 40-year data retention, 1 million write cycles, and compatibility with standard I²C bus timing and addressing protocols.
Technical Context
The AT24C128B-TH-T implements a standard two-wire (I²C-compatible) serial interface with Schmitt-triggered, noise-filtered SDA and SCL inputs. Its internal architecture includes a 14-bit address counter, 256-page memory organization (64 bytes/page), and a dedicated write-protection logic block tied to the WP pin.
It uses an open-drain bidirectional SDA line with wire-OR capability, supports cascaded multi-device bus configurations (up to eight devices via A2–A0 address pins), and features self-timed internal write cycles with acknowledge polling support - enabling host microcontrollers to verify completion without fixed delay timing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 131,072 bits (16,384 × 8), organized as 256 pages of 64 bytes each - enables efficient block-level updates and reduces write overhead in firmware update routines. |
| Supply Voltage Range | 1.8 V to 5.5 V - supports direct interfacing with both low-power microcontrollers (e.g., ARM Cortex-M0+) and legacy 5 V logic systems without level shifting. |
| I²C Clock Frequency | Up to 1 MHz at 5.5 V; 400 kHz at 1.8 V - ensures fast configuration loading in high-throughput industrial PLCs while maintaining robustness in battery-powered edge sensors. |
| Write Cycle Time | Max 5 ms - defines minimum inter-write interval; critical for real-time logging applications where burst writes must be scheduled with deterministic latency. |
| Data Retention | 40 years at +25°C - guarantees long-term integrity of calibration coefficients and device identity data across product lifecycles in medical and infrastructure equipment. |
| Endurance | 1,000,000 write cycles per memory location - supports frequent runtime parameter adjustment in programmable power supplies and motor drives. |
| Operating Temperature | −40°C to +85°C - validated for use in automotive under-hood modules, industrial HMIs, and outdoor telecom base station controllers. |
Pinout & Package
AT24C128B-TH-T is supplied in an 8-lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153 compliant, with 0.65 mm lead pitch and 3.0 mm × 4.4 mm body size. Pin 1 is marked by a dot in the top-left corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Device Address Input | Hardwired to GND or VCC to configure one of eight possible I²C slave addresses; required for multi-device bus topology. |
| A1 | Device Address Input | Second bit of 3-bit hardware address; floating state defaults to GND but Atmel recommends explicit termination to avoid capacitive coupling errors. |
| A2 | Device Address Input | Most significant address bit; determines unique I²C address when multiple AT24C128B devices share SDA/SCL lines. |
| GND | Ground Reference | Primary return path for all internal circuitry and I/O signals; must be connected to system ground plane with low-impedance trace. |
| VCC | Power Supply | Accepts 1.8–5.5 V DC; bypass capacitor (0.1 µF ceramic) recommended within 5 mm of pin for noise suppression during write cycles. |
| WP | Write Protect Control | Active-high hardware lock: tied to VCC disables all writes; tied to GND enables full read/write access; floating defaults to GND but external pull-down advised. |
| SCL | Serial Clock Input | Positive-edge sampled clock for data synchronization; requires external pull-up resistor (typically 2.2–10 kΩ) to VCC. |
| SDA | Serial Data I/O | Bidirectional open-drain line shared across I²C bus; requires same pull-up as SCL; supports multi-master arbitration and clock stretching. |
Key Features
| Feature | Design Value |
|---|---|
| 64-byte Page Write Mode | Enables burst programming of up to 64 bytes per transaction, reducing I²C bus occupancy by >90% vs. byte-wise writes - critical for time-sensitive embedded bootloaders. |
| Schmitt Trigger Inputs | Provides hysteresis on SDA/SCL (typ. 0.3×VCC to 0.7×VCC thresholds), rejecting sub-100 ns noise spikes common in electrically noisy industrial environments. |
| Hardware + Software Write Protection | WP pin blocks all writes when high; software lock bits further restrict access to specific memory blocks - meets IEC 62443-3-3 requirements for secure configuration storage. |
| 14-bit Addressing | Supports full 16,384-word linear addressing without bank switching, simplifying driver development and eliminating address translation overhead in RTOS-based firmware. |
| Lead-free / Halogen-free Packaging | Complies with RoHS Directive 2011/65/EU and JEDEC J-STD-020 moisture sensitivity level 1 (MSL-1) - suitable for lead-free reflow assembly without baking. |
Applications
| Industrial Sensor Calibration | Medical Device Configuration |
|---|---|
Use Scenario: Storing factory-calibrated sensor gain/offset values and user-adjusted compensation parameters in temperature, pressure, and flow transmitters. IC Role / Device Role / Timing Role: Nonvolatile configuration register holding persistent settings accessible at power-on reset via I²C before ADC initialization. Use Value: Eliminates need for external trimming potentiometers or OTP fuses; enables field recalibration and firmware updates without hardware modification. | Use Scenario: Retaining patient-specific therapy profiles, device serial numbers, and usage logs in portable infusion pumps and diagnostic monitors. IC Role / Device Role / Timing Role: Secure, tamper-resistant storage for FDA-required audit trail data and regulatory-compliant configuration records. Use Value: Meets IEC 62304 Class B software safety requirements through guaranteed 40-year data retention and 1M-cycle endurance for daily log updates. |
| Automotive Body Control Module | Smart Energy Meter Firmware |
Use Scenario: Saving seat/mirror position presets, lighting profiles, and door lock status across ignition cycles in 12 V vehicle electrical systems. IC Role / Device Role / Timing Role: Low-voltage EEPROM interfaced directly to 3.3 V MCU I²C port, operating reliably during cold-crank (down to 6 V battery) with brown-out tolerant design. Use Value: Enables seamless user experience without backup batteries; WP pin prevents accidental overwrites during ECU firmware updates. | Use Scenario: Storing tariff schedules, meter ID, firmware version history, and tamper-event timestamps in ANSI C12.22-compliant utility meters. IC Role / Device Role / Timing Role: High-reliability data logger with deterministic 5 ms write latency, synchronized to metrology IC interrupts for time-stamped event capture. Use Value: Supports 20+ year field deployment with no maintenance; page-write mode allows full schedule updates in single I²C transaction. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STMicroelectronics M24128-BRMC-TR | Same 128 Kbit capacity, 1.7–5.5 V range, TSSOP-8 package, but rated for −40°C to +105°C and supports 1 MHz up to 2.5 V only. | Preferred for extended-temperature automotive cabin modules where ambient exceeds +85°C. | Select when operating above +85°C ambient or requiring AEC-Q100 qualification; otherwise AT24C128B-TH-T offers broader voltage flexibility. |
| Renesas R1EX24128ASAS0I | Identical 128 Kbit density and TSSOP-8 footprint, but specifies 1.7–5.5 V operation and adds built-in error correction (ECC) for enhanced data integrity. | Suitable for safety-critical applications requiring ISO 26262 ASIL-B compliance where uncorrectable bit errors must be detected. | Choose when ECC validation is mandated; AT24C128B-TH-T remains optimal for cost-sensitive industrial designs without ECC requirements. |
Compared with M24128-BRMC-TR and R1EX24128ASAS0I, the AT24C128B-TH-T provides the widest voltage range (1.8–5.5 V) and highest I²C speed at full 5.5 V, making it ideal for mixed-voltage systems and high-throughput configuration loading - while retaining identical pinout and command set for drop-in replacement in most existing designs.
Availability
AT24C128B-TH-T is available at Aetrix Electronics and suitable for industrial sensor calibration, medical device configuration, and automotive body control module applications requiring stable component supply across multi-year production cycles.
Supply support for AT24C128B-TH-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and now manufactures and supports the AT24C128B-TH-T as part of its broad serial EEPROM portfolio.
This device belongs to the AT24Cxx family of I²C-compatible EEPROMs designed specifically for reliable, low-power nonvolatile data storage in space-constrained embedded systems across industrial, medical, and automotive markets.
FAQ
What is the maximum I²C clock frequency supported by the AT24C128B-TH-T?
The AT24C128B-TH-T supports up to 1 MHz I²C clock frequency when operated at VCC = 5.5 V, and 400 kHz at VCC = 1.8 V. These limits are defined in the AC characteristics table and reflect guaranteed timing margins across the full industrial temperature range (−40°C to +85°C). The AT24C128B-TH-T does not support 1 MHz operation below 2.5 V.
Does the AT24C128B-TH-T require external pull-up resistors on SDA and SCL lines?
Yes, the AT24C128B-TH-T requires external pull-up resistors on both SDA and SCL lines because its I²C interface uses open-drain outputs. Typical values range from 2.2 kΩ to 10 kΩ depending on bus capacitance and desired rise time; Microchip recommends 4.7 kΩ for standard 100 kHz operation with ≤400 pF total bus capacitance. The AT24C128B-TH-T itself does not integrate internal pull-ups.
How many devices can share the same I²C bus with the AT24C128B-TH-T?
Up to eight AT24C128B-TH-T devices can share a single I²C bus using hardware address pins A2, A1, and A0. Each combination of hardwired GND/VCC states generates a unique 7-bit slave address (1010xxx), allowing individual addressing without software arbitration. Floating address pins default to GND but Microchip advises explicit termination to prevent unintended address collisions.
What is the function of the WP pin on the AT24C128B-TH-T?
The WP (Write Protect) pin on the AT24C128B-TH-T is an active-high hardware lock that disables all write operations - including byte, page, and sequential writes - when driven to VCC. When tied to GND or left floating (internally pulled down), full read/write access is enabled. Microchip recommends using a 10 kΩ or lower pull-down resistor for robust operation in noisy environments. The AT24C128B-TH-T does not support software-only write protection without WP assertion.
What package type is used for the AT24C128B-TH-T?
The AT24C128B-TH-T uses an 8-lead Thin Shrink Small Outline Package (TSSOP) with 0.65 mm lead pitch and 3.0 mm × 4.4 mm body dimensions, compliant with JEDEC MO-153 standard. This surface-mount package features gull-wing leads and is optimized for automated PCB assembly. The "TH" in the part number explicitly denotes the TSSOP variant, distinguishing it from SOIC (SH), PDIP (PU), or dBGA2 (U2) versions of the same die.
AT24C128B-TH-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 550 ns
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
AT24C128B-TH-T FAQ
1.How can I place an order for AT24C128B-TH-T through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C128B-TH-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C128B-TH-T reliable?
The price and inventory of AT24C128B-TH-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C128B-TH-T is usually 5 days.
3.What payment methods are accepted for AT24C128B-TH-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C128B-TH-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C128B-TH-T?
AT24C128B-TH-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C128B-TH-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C128B-TH-T?
For technical support, including AT24C128B-TH-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C128B-TH-T requirements.
6.How does Aetrix verify that AT24C128B-TH-T is sourced from the original manufacturer or authorized distributors?
All AT24C128B-TH-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C128B-TH-T meets industry standards.
7.What is the process for return or replacement of AT24C128B-TH-T?
All AT24C128B-TH-T units undergo pre-shipment inspection (PSI). If there is an issue with AT24C128B-TH-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C128B-TH-T part is unused and in its original packaging.
Return procedure for AT24C128B-TH-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C128B-TH-T Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
