My Inquiry
My Account
Microchip Technology AT24C128N-10SC-1.8
- Part No.:
- AT24C128N-10SC-1.8
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT24C128N-10SC-1.8.pdf
- Description:
- IC EEPROM 128KBIT I2C 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,622
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C128N-10SC-1.8 from Microchip Technology (formerly Atmel) is a 128 Kbit (16,384 × 8) I²C-compatible serial EEPROM optimized for ultra-low-voltage embedded systems. It operates from 1.8 V to 3.6 V, supports 100 kHz I²C bus speed at 1.8 V, features hardware write protection via the WP pin, and delivers 100,000 write cycles with 40-year data retention - ideal for battery-powered IoT sensor nodes and portable medical devices.
For engineers reviewing the AT24C128N-10SC-1.8 datasheet, AT24C128N-10SC-1.8 pinout, AT24C128N-10SC-1.8 application, or AT24C128N-10SC-1.8 equivalent, key selection criteria include its 1.8 V operation envelope, 64-byte page write capability, Schmitt-triggered noise-immune inputs, standby current of 0.2 µA at 1.8 V, and compatibility with industrial temperature range (–40°C to +85°C).
Technical Context
The AT24C128N-10SC-1.8 implements a standard two-wire I²C interface with open-drain SDA and edge-triggered SCL, supporting device addressing via A0/A1 pins for up to four devices on one bus. Its memory is organized as 256 pages of 64 bytes each, enabling efficient partial-page writes without address rollover within a page boundary.
Internal timing is fully self-contained: write cycles complete in ≤20 ms (typ. 5 ms), and acknowledge polling allows host firmware to detect completion without fixed delays. The WP pin provides dual-mode protection - hardware lock when tied to VCC, or software-controlled lock via dynamic assertion before write commands.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 128 Kbit (16,384 × 8), sufficient for firmware parameter storage, calibration tables, or event logs in resource-constrained microcontrollers. |
| Supply Voltage Range | 1.8 V to 3.6 V - enables direct interfacing with 1.8 V logic families and low-power MCUs without level-shifting. |
| I²C Clock Frequency | 100 kHz at 1.8 V - ensures reliable communication under low-voltage conditions while maintaining deterministic timing margins. |
| Page Write Capacity | 64-byte page write - reduces write transaction overhead by up to 63× vs. byte-write mode, accelerating bulk configuration updates. |
| Standby Current | 0.2 µA at 1.8 V - extends battery life in always-on monitoring applications such as smart meters or wearables. |
| Data Retention | 40 years - guarantees long-term integrity of stored calibration coefficients, security keys, or device identity without refresh. |
| Endurance | 100,000 write cycles - supports frequent logging or adaptive tuning in industrial control and automotive subsystems. |
Pinout & Package
AT24C128N-10SC-1.8 uses an 8-pin JEDEC SOIC (8S1) package, 0.150" wide, with gull-wing leads and standard 1.27 mm pitch. Pin 1 is marked by a notch or dot; the package is RoHS-compliant and rated for industrial temperature operation (–40°C to +85°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Device Address Input | Hardwired low/high or left floating (internally pulled down) to select one of four possible I²C addresses on shared bus. |
| A1 | Device Address Input | Second address bit; used with A0 to enable up to four AT24C128N-10SC-1.8 devices on same I²C bus without address conflict. |
| NC | No Connect | Internally unconnected; must be left floating or tied to GND/VCC per layout best practice - no functional impact. |
| GND | Ground Reference | System return path for VCC and I/O; requires low-impedance connection to minimize noise coupling into SDA/SCL lines. |
| VCC | Power Supply | 1.8 V to 3.6 V input; decoupling capacitor (0.1 µF ceramic) required within 5 mm of pin for stable I²C signaling. |
| WP | Write Protect Control | Active-high hardware lock: tied to VCC disables all writes; tied to GND enables full read/write access. |
| SCL | Serial Clock Input | Positive-edge clock for data-in; negative-edge sampling for data-out - requires external pull-up resistor (typically 4.7 kΩ @ 1.8 V). |
| SDA | Serial Data I/O | Bidirectional open-drain line shared across I²C devices; requires same pull-up as SCL and supports wire-OR arbitration. |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt-trigger inputs | Enables robust operation in electrically noisy environments (e.g., motor drives or power supplies) by rejecting sub-threshold voltage glitches on SCL/SDA. |
| 64-byte page write mode | Reduces firmware overhead and total write time when updating multi-byte configuration blocks - critical for real-time system responsiveness. |
| Self-timed internal write cycle | Eliminates need for precise host timing loops; write completion confirmed via ACK polling, simplifying driver implementation. |
| Hardware + software write protection | WP pin supports both permanent lock (VCC tie) and dynamic lock (assert before write), enabling secure boot parameter storage and field-upgrade safety. |
| 100,000 write endurance | Supports daily reconfiguration over 27 years - suitable for programmable logic controllers, energy meter tariff tables, and diagnostic log buffers. |
Applications
| Smart Energy Metering | Wearable Health Monitor |
|---|---|
Use Scenario: Storing time-of-use tariff schedules, calibration offsets, and tamper-event logs in utility-grade electricity meters. IC Role / Device Role / Timing Role: Nonvolatile parameter storage with guaranteed 40-year retention and immunity to brownout-induced corruption during grid fluctuations. Use Value: Enables regulatory compliance for metrology accuracy over product lifetime without field recalibration or battery-backed SRAM. | Use Scenario: Saving ECG waveform metadata, user biometric profiles, and firmware update staging data in compact wearable patches. IC Role / Device Role / Timing Role: Low-power configuration memory interfaced directly to 1.8 V ARM Cortex-M0+ MCU, minimizing BOM count and PCB area. Use Value: Achieves >1-year battery life via 0.2 µA standby current and eliminates need for external voltage translators or backup capacitors. |
| Industrial PLC I/O Module | Automotive Body Control Unit |
Use Scenario: Holding channel-specific scaling factors, fault history, and module identification in DIN-rail mounted programmable logic controller expansion modules. IC Role / Device Role / Timing Role: Robust serial EEPROM tolerant of industrial EMI and operating across –40°C to +85°C ambient without derating. Use Value: Ensures deterministic startup behavior after cold restart and supports field firmware patching via secure I²C command sequences. | Use Scenario: Storing seat position presets, mirror angle maps, and lighting configuration profiles in vehicle door modules. IC Role / Device Role / Timing Role: Automotive-grade EEPROM with qualified reliability (AEC-Q100 not stated, but industrial temp grade used in non-safety-critical body electronics). Use Value: Delivers consistent user experience across vehicle lifecycle while meeting OEM requirements for 15-year data integrity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M24C128-WMN6TP | Same 128 Kbit size and 1.8 V operation, but STMicroelectronics part uses different AC timing (tAA = 0.9 µs max vs. 4.5 µs for AT24C128N-10SC-1.8) and higher standby current (1 µA). | Optimized for high-speed microcontroller interfaces where faster read access is prioritized over ultra-low quiescent current. | Select when system clock budget permits tighter timing margins and 0.2 µA standby is not mandatory. |
| BR24G128FJ-3GE2 | Rohm part offers identical 128 Kbit density and 1.8 V support, but uses 1.8 V–5.5 V supply range and lacks dedicated WP pin - write protection implemented only via software lock bits. | Suitable for cost-sensitive consumer designs where hardware write protect is not required and mixed-voltage board design simplifies sourcing. | Choose when board already includes 3.3 V/5 V rails and firmware-level protection suffices for application security model. |
Compared with M24C128-WMN6TP and BR24G128FJ-3GE2, the AT24C128N-10SC-1.8 provides the lowest standby current (0.2 µA), explicit hardware write protection via WP pin, and proven noise immunity via Schmitt-trigger inputs - making it optimal for battery-critical and safety-aware industrial deployments.
Availability
AT24C128N-10SC-1.8 is available at Aetrix Electronics and suitable for smart metering, wearable health devices, industrial PLC modules, automotive body electronics, and portable instrumentation requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for AT24C128N-10SC-1.8 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog components, and nonvolatile memory solutions, with a focus on reliability, longevity, and embedded system integration.
The AT24C128N-10SC-1.8 belongs to Microchip's legacy AT24C serial EEPROM family, designed specifically for low-voltage, low-power, and noise-resilient data storage in industrial, automotive, and portable electronics.
FAQ
What is the maximum I²C clock frequency supported by AT24C128N-10SC-1.8 at 1.8 V?
The AT24C128N-10SC-1.8 supports up to 100 kHz I²C clock frequency when operating at 1.8 V. This is specified in the AC Characteristics table under the "1.8-volt" column for fSCL, with a maximum value of 100 kHz. Higher frequencies (400 kHz, 1 MHz) require ≥2.5 V or ≥4.5 V supply respectively and are not valid for this 1.8 V–optimized variant.
Does AT24C128N-10SC-1.8 include built-in write protection, and how is it enabled?
Yes, AT24C128N-10SC-1.8 includes hardware write protection via the WP (Write Protect) pin. When WP is tied to VCC, all write operations to memory are inhibited. If left unconnected, WP is internally pulled down to GND, enabling normal read/write access. This dual-mode protection allows both permanent lockout and software-coordinated safeguarding.
What package type is used for AT24C128N-10SC-1.8, and what are its key mechanical dimensions?
AT24C128N-10SC-1.8 uses an 8-pin JEDEC SOIC package (designated 8S1), 0.150" wide, with 1.27 mm lead pitch. Overall dimensions are 4.90 mm × 3.91 mm × 1.75 mm (L × W × H), and it complies with JEDEC MS-012 standard. Pin 1 is located at the top-left corner adjacent to the package notch.
How many devices can share the same I²C bus using AT24C128N-10SC-1.8, and what determines addressing?
Up to four AT24C128N-10SC-1.8 devices can share one I²C bus. Addressing is determined by the A0 and A1 pins: each can be hardwired high/low or left floating (internally pulled down), yielding four unique 7-bit device addresses (0x50–0x53). The base I²C address prefix is 0b1010, with A1/A0 forming the two LSBs before the R/W bit.
What is the typical write cycle time for AT24C128N-10SC-1.8, and how can firmware detect completion?
The typical write cycle time for AT24C128N-10SC-1.8 is 5 ms, with a maximum of 20 ms. Firmware detects completion via acknowledge polling: after issuing a write command and stop condition, the host repeatedly sends a start condition followed by the device address with R/W = 0. When the EEPROM responds with ACK (zero), the write has completed and the next operation may proceed.
AT24C128N-10SC-1.8 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 1.8V ~ 3.6V
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT24C128N-10SC-1.8 FAQ
1.How can I place an order for AT24C128N-10SC-1.8 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C128N-10SC-1.8 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C128N-10SC-1.8 reliable?
The price and inventory of AT24C128N-10SC-1.8 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C128N-10SC-1.8 is usually 5 days.
3.What payment methods are accepted for AT24C128N-10SC-1.8?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C128N-10SC-1.8 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C128N-10SC-1.8?
AT24C128N-10SC-1.8 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C128N-10SC-1.8 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C128N-10SC-1.8?
For technical support, including AT24C128N-10SC-1.8 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C128N-10SC-1.8 requirements.
6.How does Aetrix verify that AT24C128N-10SC-1.8 is sourced from the original manufacturer or authorized distributors?
All AT24C128N-10SC-1.8 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C128N-10SC-1.8 meets industry standards.
7.What is the process for return or replacement of AT24C128N-10SC-1.8?
All AT24C128N-10SC-1.8 units undergo pre-shipment inspection (PSI). If there is an issue with AT24C128N-10SC-1.8, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C128N-10SC-1.8 part is unused and in its original packaging.
Return procedure for AT24C128N-10SC-1.8:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C128N-10SC-1.8 Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
